Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Leapfrog: First Look]
10GbE MAC Streamlines Multiprotocol Traffic
By combining key building blocks, this media access controller simplifies 10-Gbit line-card designs.

Dave Bursky  |   ED Online ID #11140  |   October 13, 2005


Alliterative mantra for the day: cutting component count curbs cost. Nowhere is this statement more true than with 10-Gbit/s line cards.

Taking that alliteration to heart is the A2122 Redhawk 10-Gbit/s Ethernet (10GbE) media access controller (MAC), developed by Ample Communications. The chip combines two full-duplex 10-Gbit/s MACs on the line side, a pair of XAUI or system packet interfaces (SPI-4.2) on the system side, and Ample's statistical multiplexing technology to minimize multiprotocol congestion (see the figure). The inputs to the 10-Gbit/s MACs can be configured for XAUI (10-Gbit attachment unit) or XFI (10-Gbit small form factor electrical interface) optical transceiver interfaces to the line.

The company's statistical multiplexing technology enables cost-effective and better-managed Ethernet network equipment. It also offers support for advanced traffic filtering and prioritization. MPLS-ready (multiprotocol label switching) quality of service resides at the MAC layer, with service-level agreement management for granular bandwidth limiting and guarantees.

These features, plus 512 kbytes of on-chip buffering, and an option to connect up to 128 Mbytes of external FCRAM for each port allow the A2122 to achieve lossless 80-km reach for MPLS core networks. Ample claims that the A2122 is the first single chip to combine multiple 10-Gbit/s serializer-deserializer (SERDES) interfaces and MAC-layer logic. This reduces cost and power and shrinks the component footprint on the line card. A single chip supports one or two line ports. Two chips can be cascaded to provide four line ports with 2:1 and 4:1 statistical multiplexing, cutting system cost nearly in half.

The multiprotocol classification and congestion management includes MPLS, virtual local-area network (VLAN), MAC address, and Internet Protocol differentiated services code point (IP DSCP) capabilities that let designers futureproof designs for next-generation MPLS networks. The chip also can support MPLS tunneling and secure multiprotocol networks using hardware-based MPLS filters.

Each 10-Gbit/s MAC port incorporates eight priority queues to facilitate guaranteed delivery of services, such as Voice over Internet Protocol and video streams. The company expects the chip to be used in enterprise layer 3 and above Ethernet switches, as well as in application-oriented networking switches that offer 10-Gbit aggregation ports that operate at line rate or are statistically multiplexed.

The Redhawk A2122 will cost $350 each in volume. Samples will be available next month.

Ample Communications Inc.
www.amplecomm.com


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Network-On-Chip Tools Arrive for The Masses
  • Tackling System Design Challenges Through Early Verification
  • ESL Tools Take Center Stage As Designers Move Up
  • Parasitic Extraction Tool Targets Next-Generation Custom ICs
  • Synopsys Jumps Into ESL-Synthesis Pool
  • Verify Control Systems Before Committing To Hardware
  • You're Using How Many FPGAs?
  • Tool Up For The FPGA Blitz
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (180 views today)
    2) Hot Hands For Some Cool Rock: Motion Sensing Meets Audio Engineering
    (174 views today)
    3) GPS-Derived Grandmaster Clock Delivers Ultra-Precise Time And Frequency Sync
    (90 views today)
    4) What's All This Transimpedance Amplifier Stuff, Anyhow? (Part 1)
    (81 views today)
    5) Science Fiction Meets Science Fact In Today's Robot Research
    (75 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources