Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[TechView: The Industry]
Nascent 3D Chip Market Likely To Hit $1.3 Billion By 2010

Jordan Selburn  |   ED Online ID #12018  |   February 16, 2006


Semiconductors have always lived in a two-dimensional world. But with the rising use of three-dimensional (3D) stacking technology, chips are making a foray into the third dimension. Today's systems-on-a-chip (SoCs) often contain a diverse range of functions, each served best by a different process technology.

As silicon moves to 90-nm and smaller geometries, the cost of adding embedded capabilities like analog or flash memory to a logicbased process becomes a burden. The additional process steps make the whole wafer more expensive to accommodate the needs of what may be a very small percentage of the final die area. In some cases, these steps may degrade the speed, area requirements, or power consumption of the majority of the device.

Recent efforts have tried to address these issues by stacking semiconductor die on top of each other inside a single package. Traditional wire-bonded stacked semiconductor solutions have found initial acceptance in mobile phones and other applications in which large amounts of functionality must fit into small spaces.

The next step is adding a vertical interconnect directly between the die. Such an approach can link a base chip with several die, including DRAM, flash, programmable logic, and microprocessors. The additional die are produced using functionally optimized processes, such as memory or analog, which do not integrate smoothly with the digital logic base chip.

Although some 3D chips now are available, iSuppli's Emerging Technologies and Products service believes the market is now quite small, amounting to less than $10 million in 2005. Yet the ultimate potential is extremely high, as significant numbers of ASICs, applicationspecific standard products (ASSPs), programmable logic devices (PLDs), microcontrollers, microprocessors, and memory eventually could be included within larger devices using 3D technology.

Worldwide 3D chip revenue is expected to rise to $1.3 billion in 2010 and to $6.1 billion in 2015. But the market could easily exceed this level and grow to as much as $17.3 billion in 2015.


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • A New Design Inflection Point
  • Forecasting Industry Growth For 2009 And Beyond
  • EDA Retools To Exploit Multicore Architectures
  • Design And Verification Move Up In Abstraction
  • EDA Retools To Exploit Multicore Architectures
  • A New Design Inflection Point
  • Design And Verification Move Up In Abstraction
  • Challenges Lurk For 22-nm Physical Implementation
    1) 1-A Switching Regulators Operate With 96% Efficiency To Replace Linear Regulators
    (501 views today)
    2) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (306 views today)
    3) Battery Pack Improves Li-Ion Management For Electric Vehicles
    (303 views today)
    4) New Power Approaches May Fuel Analog Job Opportunities In Security And Health Applications
    (296 views today)
    5) Step-Down Switching Regulator Provides 60-V Input Transient Protection
    (148 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources