Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[TechView: Digital]
Network Processors Make Easy Work Of Multilayer Application Acceleration

Dave Bursky  |   ED Online ID #12093  |   March 16, 2006


Ten additional devices in the Octeon family of system-on-a-chip processors from Cavium Networks deliver highly integrated solutions for next-generation wired networks, wireless networks, and control and storage applications. All of the models in the CN31XX and 30XX families are based on a single or dual 64-bit MIPS64 CPU core.

These processors integrate multilayer application acceleration, security processing hardware, and a wide range of networking I/O options. They also integrate extensive hardware acceleration options for layer 3 to layer 7 data, content processing, and security services. These accelerators offload the MIPS CPU(s) and help lower the CPU clock rate needed to achieve Gigabit line rates.

Like the previous CN38XX and 36XX lines, the new families are based on the cnMIPS64 core. They include up to 256 kbytes of L2 cache, a Gigabit network interface, a PCI/PCI-X host interface, a DDR2 DRAM controller, a USB 2.0 serial port, a TDM/PCM port for voice applications, and still other I/O support. Clock speeds range from 300 to 550 MHz. Power consumption ranges from 2 to 7 W.

Versions of the processors are available with resources optimized for communications (CP), secure communications (SCP), and network services (NSP). The CP includes hardware acceleration for packet processing. The SCP adds acceleration for IPsec/SSL, SRTP, and wireless local-area network (WLAN) security. The NSP adds acceleration for deep packet inspection and compression/decompression.

Chips in the CN31XX family range from $49 to $125 each in lots of 10,000, while chips in the CN30XX family range from $19 to $39 each in lots of 50,000.

Cavium Networks Inc.
www.caviumnetworks.com


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Engineers Rely On Internet For Product Info
  • Rochester Electronics Establishes New Design and Technology Group
  • Custom Sources Light Way To 22-nm IC Lithography
  • In EDA, A Year Of Mergers, Failed And Otherwise
  • Software Turns Scopes Into Vector RF Signal Analyzers
  • Couple’s $15 Million Gift Advances Rice Engineering Education
  • November 7, 2008
  • Startup Sets Sail For Speedier Spice Simulation
    1) Ten Top Design Skills For Tough Times
    (3605 views today)
    2) Energy Harvester Perpetually Powers WIreless Sensors
    (372 views today)
    3) Ultracapacitors Branch Out Into Wider Markets
    (360 views today)
    4) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (323 views today)
    5) Technology Has Been Very Good To Obama, And He Plans To Reciprocate
    (210 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources