Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?

[Technology Report]

EDA Sees The Very Good, The Good, And The Ugly



David Maliniak  |   ED Online ID #14107  |   Best Electronic Design 2006

Article Rating: Not Rated

Yet another growthless year for the EDA industry has passed. EDA retains its status as the mother of all enabling technologies for the global electronics industry. But like Rodney Dangerfield, it continues to get no respect.

The holiday season is upon us, and many millions of highly complex ASICs and systems-on-a-chip will be sold in smartphones, video iPods, computers, cameras, and other consumer electronics. But EDA, without whose tools and design flows those ICs would never exist, remains mired as a $4 billion industry as it has for several years now. And $4 billion is rather paltry for an industry with such a vital role in the success of the worldwide electronics industry.

Why is this? One could point to any number of factors, many of which are brought on by the EDA industry itself. There are the endless bouts of litigation between vendors, which wouldn't be necessary if there weren't outright thefts of source code. There's the price wars between the industry's major players as they wrangle over market share. And as a result of both, there's the disdain for EDA on Wall Street, which sees an industry with shrinking profit margins and a near total lack of visibility outside of the community it endeavors to serve.

Then there's the technology proffered by the EDA industry. Many designers have a love-hate relationship with their tools and flows, finding them barely adequate but having no alternative. There's a good deal of hand-wringing over whether viable flows for functional verification and physical implementation will be ready in time for designers to take advantage of 45-nm process technologies. Also, designers are getting antsy about the overall lack of interoperability between tools, flows, and models.

This isn't to say that there aren't bright spots on the horizon. Piece by piece, the industry is beginning to cobble together a workable flow for those designers brave enough to venture into abstraction levels higher than RTL.

A great deal of attention in the electronic system-level (ESL) space is focused on virtual hardware platforms that enable a head start on software development. We've seen a year of consolidation in ESL, as Synopsys acquired Virtio with its virtual-platforms for Texas Instruments' OMAP 3 architecture, and Mentor Graphics acquired Summit Design with its SystemC-based tools for ESL design.

SETTING THE TREND
One of the year's most interesting introductions in the virtual-platform arena came in the form of CoWare's Virtual Platform family (see the figure). In many ways, the Virtual Platform exemplifies the direction in which ESL methodologies must go if they're to impact the efficiency of the design process and see broader adoption.

The Virtual Platform supports the creation, distribution, and use of virtual-hardware platforms for software development. The suite takes advantage of a SystemC-based hardware model to move software development up so it can be pursued in parallel with hardware development.

The product of the tool is the virtual platform itself, a self-contained and distributable package that includes an executable model of the hardware and everything needed to link that model to the software developers' environment. As hardware development progresses, updated models can be generated and distributed to the software team so that they move forward together.

Speaking of ESL and its adoption, one of ESL's perennial champions, Gartner Dataquest's Gary Smith, has recently found himself and his group out of a job. The word on the street is that a lack of support from the EDA vendors led to Gartner's decision to axe its team of EDA-industry analysts.

I'd like to publicly thank Gary and his group for speaking with an independent voice through the years. Loss of that voice only exacerbates EDA's visibility problems and could serve to further hinder its growth. Only time will tell.




Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


  • Network-On-Chip Tools Arrive for The Masses
  • Tackling System Design Challenges Through Early Verification
  • ESL Tools Take Center Stage As Designers Move Up
  • Parasitic Extraction Tool Targets Next-Generation Custom ICs
  • Synopsys Jumps Into ESL-Synthesis Pool
  • Verify Control Systems Before Committing To Hardware
  • You're Using How Many FPGAs?
  • Tool Up For The FPGA Blitz
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (178 views today)
    2) Hot Hands For Some Cool Rock: Motion Sensing Meets Audio Engineering
    (168 views today)
    3) What's All This Transimpedance Amplifier Stuff, Anyhow? (Part 1)
    (88 views today)
    4) GPS-Derived Grandmaster Clock Delivers Ultra-Precise Time And Frequency Sync
    (84 views today)
    5) Downconverting Mixers Lower Power Consumption While Improving Performance
    (63 views today)
    ALL TOP 20







    POST YOUR COMMENTS HERE

    Name:

    Email:
    Rate this article:

     less useful more useful 
    1
    2
    3
    4
    5
    Your Comments:

    Enter the text from the image below




    Please refresh the page if you have trouble reading this text.
    (Acceptable Use Policy)
     
     

    PartFinder

    Find real-time pricing, stock status, same-day/next-day shipping options and more. Brought to you by Digi-Key. Go to PartFinder.    
    GlobalSpec

    PART SEARCH :
    Powered by: GlobalSpec - The Engineering Search Engine
    Sponsored Links

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources