Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Web Exclusive]
IEEE 1588 Protocol Stack Eliminates Hardware Time Stamping

Staff  |   ED Online ID #14538  |   January 2, 2007


As a software-only implementation of the IEEE 1588 Precision Time Protocol (PTP), a new protocol stack from Real-Time Systems GmbH (RTS) eliminates the need for hardware-based time stamping and delivers accuracies of up to ±5 µs or better. Formerly, implementations of the IEEE 1588 protocol requiring high accuracy also needed hardware time stamping, which added non-standard components and increased costs. The RTS stack uses only common network interfaces. The software particularly suits use in instrumentation, automation systems, and process-control networks.

The RTS IEEE 1588 Software Protocol Stack includes all servo algorithms, regulators, filters, a PTP-Clock based on a hardware timer, and direct Timer access. The software is fully tested and comes with documentation and an example implementation on VxWorks for x86. The stack is available with source code to qualified customers. The PTP automatically synchronizes multiple devices with the most accurate clock found in a packet-based network—typically Ethernet. The RTS protocol stack automatically determines the most accurate clock, known as the Grand Master Clock. During operation and after initial synchronization, the PTP real-time clocks are constantly adjusted by exchanging timing messages. The stack uses statistical techniques to further reduce residual fluctuations. Because the RTS IEEE 1588 protocol stack supports the PTP hot-pluggable functionality requirement, devices may join or leave the network at any time.

Related Links
Real-Time Systems GmbH
www.real-time-systems.com



Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Network-On-Chip Tools Arrive for The Masses
  • Tackling System Design Challenges Through Early Verification
  • ESL Tools Take Center Stage As Designers Move Up
  • Parasitic Extraction Tool Targets Next-Generation Custom ICs
  • Synopsys Jumps Into ESL-Synthesis Pool
  • Verify Control Systems Before Committing To Hardware
  • You're Using How Many FPGAs?
  • Tool Up For The FPGA Blitz
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (179 views today)
    2) Hot Hands For Some Cool Rock: Motion Sensing Meets Audio Engineering
    (168 views today)
    3) What's All This Transimpedance Amplifier Stuff, Anyhow? (Part 1)
    (87 views today)
    4) GPS-Derived Grandmaster Clock Delivers Ultra-Precise Time And Frequency Sync
    (77 views today)
    5) Downconverting Mixers Lower Power Consumption While Improving Performance
    (63 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources