Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Design View / Design Solution]
Harmonic Distortion And Board Layout

Edited by Bill Boldt  |   ED Online ID #17808  |   December 18, 2007


Practically speaking, printed-circuit boards (PCBs) are made from electrically linear material, that is, constant impedance. Then why can a PCB introduce nonlinearities into a signal? The answer is that the board layout is “spatially non-linear” with respect to where currents flow.

An amplifier draws current from one or another supply depending on the instantaneous polarity of signal applied to the load. Current starts to flow at the supply and bypass capacitors and travels through the amplifier to the load. The current then returns from the load ground connection (or the board output connector shield) back through the ground plane to the bypass capacitor and then to the supply that originated the current.

The popular notion that current follows the path of least resistance just isn’t true. Current follows the paths of all resistances in proportion to their conductance. In a ground plane there is often more than one low impedance path where a high proportion of ground current flows: one path that goes directly to the bypass capacitor, and another path that goes past the bypass capacitor and perturbs the input resistors before reaching the bypass capacitor. These two paths are illustrated in Figure 1. The ground return current is where the problem really occurs.

When bypass capacitors are placed in different locations on the board, ground currents flow to their respective bypass capacitors by means of different paths. This is what “spatially non-linear” means. If a significant fraction of one polarity of ground current flows past the input resistor ground (thereby perturbing the voltage for only that polarity of the signal), while the other polarity of ground current does not, then the input signal voltage is modified in a non-linear fashion. When one polarity is modified and one is not, distortion occurs, and it shows up as second harmonic distortion in the output signal. Figure 2 shows this distortion in an exaggerated form.

When only one polarity of a sine wave is perturbed, the resulting waveform is no longer a sine wave. So, how significant is this effect? Simulating an ideal amplifier with a 100 Ω load, with the load current coupling to the input ground voltage through 1 Ω on only one polarity of the signal gives the results shown in Figure 3. The Fourier transform shows that the distortion is almost entirely second harmonic at -68 dBc. This amount of coupling is fairly easy to produce at high frequencies on a PCB. It does not take much of a PCB’s special non-linearity effect to ruin an amp’s excellent distortion performance.

When single op-amps display distortion induced by ground current paths, the ground current flow can be adjusted and kept away from the input components by rearranging the bypassing. This can be as simple as rotating a bypass capacitor to move its ground connection away from the inputs, which is illustrated in Figure 4.

Multi-amplifier Chips

Multi-amplifier chips (duals, triples and quads) present a much more difficult problem, since it is not feasible to keep the ground connections of the bypass capacitors away from all of the input components. This is especially true for a quad amplifier. In a quad there are input components on all sides of the part, leaving no place to put the bypassing that mitigates the perturbation of the input channels.

The easy approach to quad layout is shown in Figure 5. Most components connect straight to the pins of the quad amp. Ground currents from one of the supplies can perturb both the input ground voltage and the ground currents from the other channel’s supply, which results in distortion. For example, channel 1 in a quad amp can have the bypass capacitor for (+Vs) placed right next to its inputs, with the capacitor for (-Vs) being on the opposite side of the package. (+Vs) ground currents can perturb channel 1 whereas (–Vs) currents probably will not.

To get around this problem, you can let the ground currents perturb the inputs while making the board’s current flow in a spatially linear fashion. To do this, you can put the bypass capacitors on the board such that both (+Vs) and (–Vs) ground currents flow through the same paths. If the input signal is perturbed equally by both the plus and minus currents, no distortion will result. To do this, put both bypass capacitors next to each other so that they share a common ground point. Since both polarities of ground current start at the same point (the output connector shield or load ground) and both are returning to the same point (the common ground connection of the bypass capacitors), both the plus and the minus currents will follow the same path. If one channel’s input resistor is perturbed by (+Vs) currents, it will be perturbed equally by (-Vs) currents. This is not distortion since the same perturbation happens regardless of polarity, with a tiny change in gain for the channel. This is illustrated in Figure 6.

To test this idea two different board layouts were used: the Easy Layout (Figure 5) and the Low Distortion Layout (Figure 6). The distortion results are presented in Table 1 using the Fairchild Semiconductor FHP3450 quad operational amplifier, which typically has a 210 MHz bandwidth and 1100 V/µs slew rate, with 100 nA input bias current and 3.6 mA supply current per channel. As can be seen in the table, the distortion improvements are largest on the channels that were the worst (those with the worst load current coupling). The worst channels are improved the most, which makes all four channels much closer to identical in terms of performance.


<-- prev. page     [1] 2     next page -->

Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Cadence Comes At Power From Two Perspectives
  • Collaboration Results In First IEEE 1149.7 cJTAG Semiconductor IP Core
  • Engineering A Hall Of Famer
  • Yield Enhancement Software To Aid Solar Cell Fabs
  • Audio Engine Codec Library Expands With Dolby Pro Logic Additions
  • Accellera Rolls New Version of Analog, Mixed-Signal Standard
  • 45-nm Via-Programmable ASICs Add High-Speed I/O Transceivers To Feature Mix
  • Verification Evolves Into Lean, Mean Bug-Stomping Machines
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (203 views today)
    2) Power Architecture Group Defines High-Speed Serial Trace Spec
    (142 views today)
    3) Evident Technologies Debuting Nanocrystal LEDs
    (139 views today)
    4) TI Working To Develop IEEE 1149.7 2-Pin Debug Spec
    (134 views today)
    5) White LEDs Clear Another Brightness Bar
    (130 views today)
    ALL TOP 20



    Reader Comments

    rf engineer

    song -June 18, 2008

    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF RF Design
    Schematics Find Power Products Military Electronics Featured Vendors EE Events Free Design Resources