As author R. Jacob “Jake” Baker points out in the preface to this comprehensive volume, CMOS technology has dominated the fabrication of ICs for 25 years, and is likely to dominate it for another 25 years. It’s reliable and manufacturable; it doesn’t waste power or cost; and best of all, it’s scalable. For all these reasons and more, having a book in your library like CMOS Circuit Design, Layout, and Simulation makes sense. CMOS ain’t going anywhere, folks.
So for those who are up-and-coming hotshot designers, as well as the veterans who’ve seen a lot of scaling in their time, there’s a good deal of meat in this 1000+ page reference. Covering both long- and short-channel CMOS technologies in a two-path approach, the book begins with the basics, including an introduction to Spice simulation. After chapters on the makeup of a CMOS device, it moves into operational aspects as well as CMOS fabrication.
The real meat comes with chapters on modeling for analog and digital design, with details on topics such as square-law equations, small-signal models, and temperature effects for analog design. The digital side delves into Miller capacitance, digital MOSFET modeling, capacitive effects, and more.
With modeling covered, the book swings into a series of chapters on practical design and layout topics, including inverters, static logic gates, clocked circuits, dynamic logic gates, and memory circuits. Moving further into analog topics, there’s coverage of various types of amplifiers, current mirrors, voltage references, and dynamic analog circuits such as MOSFET switches, differential circuits, and switched-capacitor circuits.
This isn’t a lightweight book. Come prepared with your calculators (or slide rules) at the ready to work through all of the equations you’ll need to deal with in hairy analog design problems. But you’ll come out on the other side either enlightened (if you’re a younger engineer) or refreshed (if you’ve been through the cube wars). Either way, this is a worthwhile and practical reference that will hold you for those next 25 years of CMOS challenges.
Reprints
