Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Technology In The News]
Intel, Samsung, TSMC Target 2012 For 450-mm Wafers

ED News Staff  |   ED Online ID #18961  |   May 8, 2008


Three major players in the semiconductor industry have agreed on the need for industry-wide collaboration to target a transition from 300-mm wafers to 450-mm wafers by 2012. Intel Corp., Samsung Electronics, and TSMC said they will cooperate with the industry to help ensure that all of the required components, infrastructure, and capability are developed and tested for a pilot line by the target date.

The total silicon surface area of a 450-mm wafer and the number of printed die is more than twice that of a 300-mm wafer, reducing the production cost per chip. Additionally, through more efficient use of energy, water, and other resources, bigger wafers can help diminish overall use of resources per chip.

The three companies said that the semiconductor industry can improve its return on investment and substantially reduce 450-mm research and development costs by applying aligned standards, rationalizing changes from 300-mm infrastructure and automation, and working toward a common timeline. The companies also noted that a cooperative approach will help minimize risk and transition costs. They said they will continue to work with International Sematech (ISMI), as it plays a critical role in coordinating industry efforts on 450-mm wafer supply, standards setting, and development of equipment test bed capabilities.

Intel
www.intel.com

Samsung
www.samsung.com

TSMC
www.tsmc.com


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Synopsys Takes The Analog/Mixed-Signal Plunge
  • October 2, 2008
  • Electronic Design Update: October 1, 2008
  • For Checking Software Without Hardware, FPGAs Are The Answer
  • ESL Platform Looks To Solidify Baseband PHY Design Flow
  • September 25, 2008
  • Electronic Design Update: September 24, 2008
  • Tools Take On IC-Package And SiP Design Challenges
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (260 views today)
    2) Easily Convert Decimal Numbers To Their Binary And BCD Formats
    (182 views today)
    3) Efficient DC-To-AC Inverters Charge Equipment Racks
    (108 views today)
    4) Precision DC motor speed controller
    (95 views today)
    5) DC-AC inverter targets electroluminescent applications
    (78 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources