Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Technology In The News]
Intel, Micron Joint Venture Delivers 34-nm NAND Flash Memory Chip

ED News Staff  |   ED Online ID #19119  |   June 2, 2008


Using a 34-nm process technology developed by their joint venture—IM Flash Technologies—Intel Corp. and Micron Technology Inc. have introduced a 32-Gbit multi-level cell memory chip measuring only 172 mm2. The chip uses the smallest NAND process geometry on the market and is the only monolithic device at this density that fits into a standard 48-lead thin small-outline package (TSOP), according to the companies.

The chips will be sampling in June and are expected to go into mass production in the second half of the year. They will be manufactured on 300-mm wafers, each producing approximately 1.6 Tbytes of NAND.

The companies noted that the 32-Gbit chip was designed with solid-state drives (SSDs) in mind. The device will enable more cost-effective SSDs, instantly doubling the current storage volume of these devices and driving capacities to beyond 256 Gbytes in today’s standard, smaller 1.8-inch form factor. Based on the 34-nm architecture, Intel and Micron also plan to introduce lower-density multi-level cell products, including single-level cell products, by the end of this calendar year.

Intel
www.intel.com

Micron
www.micron.com


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Network-On-Chip Tools Arrive for The Masses
  • Tackling System Design Challenges Through Early Verification
  • ESL Tools Take Center Stage As Designers Move Up
  • Parasitic Extraction Tool Targets Next-Generation Custom ICs
  • Synopsys Jumps Into ESL-Synthesis Pool
  • Verify Control Systems Before Committing To Hardware
  • You're Using How Many FPGAs?
  • Tool Up For The FPGA Blitz
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (183 views today)
    2) Hot Hands For Some Cool Rock: Motion Sensing Meets Audio Engineering
    (170 views today)
    3) GPS-Derived Grandmaster Clock Delivers Ultra-Precise Time And Frequency Sync
    (91 views today)
    4) What's All This Transimpedance Amplifier Stuff, Anyhow? (Part 1)
    (84 views today)
    5) Downconverting Mixers Lower Power Consumption While Improving Performance
    (72 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources