Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Embedded in Electronic Design]
VPX SBC Blends FPGAs And Dual-Core PowerPC Processors

William Wong  |   ED Online ID #19269  |   July 10, 2008


High-speed Aurora or Serial FPDP links feed dual Xilinx Virtex-5 FPGAs via a pair of FPGA mezzanine card (FMC/VITA 57) slots on VMetro’s latest VPX single-board computer (SBC). The HPE640 also includes two Freescale MPC8641D dual e600 PowerPC cores. The PowerPC chips have access to 2 Gbytes of DDR2 SDRAM. Each FPGA has access to six banks of memory (36 Mbytes of SRAM via four banks, 256 Mbytes of DDR2 SDRAM via two banks). A Gigabit Ethernet switch provides four links to the backplane and to each MPC8641D. A matching Serial RapidIO switch provides a similar communication complement. Distributed communication is supported by VMetro’s FusionIPC, which works across the range of VMetro’s boards, including the quad FPGA FPE650 and the HPE720. The HPE720 has a single processor plus a pair of FPGAs driving an FMC slot and an XMC/FMC slot.

VMETRO
www.vmetro.com


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Network-On-Chip Tools Arrive for The Masses
  • Tackling System Design Challenges Through Early Verification
  • ESL Tools Take Center Stage As Designers Move Up
  • Parasitic Extraction Tool Targets Next-Generation Custom ICs
  • Synopsys Jumps Into ESL-Synthesis Pool
  • Verify Control Systems Before Committing To Hardware
  • You're Using How Many FPGAs?
  • Tool Up For The FPGA Blitz
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (178 views today)
    2) Hot Hands For Some Cool Rock: Motion Sensing Meets Audio Engineering
    (167 views today)
    3) What's All This Transimpedance Amplifier Stuff, Anyhow? (Part 1)
    (83 views today)
    4) GPS-Derived Grandmaster Clock Delivers Ultra-Precise Time And Frequency Sync
    (72 views today)
    5) Downconverting Mixers Lower Power Consumption While Improving Performance
    (58 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources