Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Designed In]
Panasonic Picks Altera FPGAs For HD Camcorders

ED News Staff  |   ED Online ID #19468  |   July 28, 2008


Panasonic has incorporated Altera Corp.’s Cyclone III FPGAs into its P2 professional-grade HD camcorders. The FPGAs provide HD video processing, an interface to P2 memory cards, and LCD display control. The devices deliver the highest ratios of memory-to-logic and DSP-to-logic of any low-cost FPGA family, according to Altera.

The P2 HD AJ-HPX2700 and the P2 HD Handheld AG-HPX170 are part of a new series of digital cameras developed by Panasonic to meet the growing worldwide demand for HD broadcast. The P2 HD AJ-HPX2700 is a professional camera that replaces traditional tapes with high-density flash-memory storage. The camera simplifies field production and media handling in the editing process, and increases mechanical reliability in the field. The P2 HD Handheld AG-HPX170 is a “pro-sumer” camera that takes the high image quality and reliability of the AJ-HPX2700 and adds mobility with its compact and lightweight system.

“We evaluated a number of different programmable solutions to determine which would enable us to quickly deliver cameras with the highest image quality and greatest power efficiency,” said Akihito Nakatsukasa, manager of the materials and purchasing management department at Panasonic. “Cyclone III FPGAs met our strict requirements by offering the best digital signal processing performance, which allowed us to offer our customers the highest level of quality in the broadcast industry. Because the Cyclone III devices consume less power, we were also able to significantly reduce the amount of heat generated inside the camera. As a result, fewer parts were needed in the camera, which shortened development time and lowered costs.”

Altera
www.altera.com

Panasonic
www.panasonic.com


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Cadence Comes At Power From Two Perspectives
  • Collaboration Results In First IEEE 1149.7 cJTAG Semiconductor IP Core
  • Engineering A Hall Of Famer
  • Yield Enhancement Software To Aid Solar Cell Fabs
  • Audio Engine Codec Library Expands With Dolby Pro Logic Additions
  • Accellera Rolls New Version of Analog, Mixed-Signal Standard
  • 45-nm Via-Programmable ASICs Add High-Speed I/O Transceivers To Feature Mix
  • Verification Evolves Into Lean, Mean Bug-Stomping Machines
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (182 views today)
    2) Evident Technologies Debuting Nanocrystal LEDs
    (141 views today)
    3) White LEDs Clear Another Brightness Bar
    (130 views today)
    4) What's All This Output Impedance Stuff, Anyhow? (Part 2)
    (125 views today)
    5) TI Working To Develop IEEE 1149.7 2-Pin Debug Spec
    (118 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF RF Design
    Schematics Find Power Products Military Electronics Featured Vendors EE Events Free Design Resources