Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Technology In The News]
NVIDIA GPUs Powering Stanford Medical Research

ED News Staff  |   ED Online ID #19649  |   August 27, 2008


Graphics processing units (GPUs) from NVIDIA are delivering over 1 petaflop (1000 teraflops) of processing power in a distributed computing application at Stanford University. According to statistics published by the university, 11,370 active NVIDIA GPUs provided 1.251 petaflops, or 42% of the total processing power for the Folding@home application. In comparison, NVIDIA said that 208,268 CPUs running Windows were active, contributing 198 teraflops, or 6% of the total processing power.

Stanford released a Folding@home client specifically for NVIDIA GPUs in June. Developed using NVIDIA CUDA, a C language programming environment for many-core parallel architectures, the CUDA port of the Folding@home client has delivered more processing power than any other architecture in the history of the project, according to NVIDIA.

The Folding@home application has become a major force in researching cures for life-threatening diseases such as cancer, cystic fibrosis, and Parkinson’s disease by combining the computing horsepower of millions of processors to simulate protein folding. The Folding@home project is the latest example in the expanding list of non-gaming applications for GPUs. By running the Folding@home client on NVIDIA GPUs, protein-folding simulations can be done 140 times faster than on some of today’s traditional CPUs.

“As these statistics show, the impact of NVIDIA GPUs on protein folding simulations has been extraordinary,” said Vijay Pande, associate professor of chemistry at Stanford University and director of the Folding@home project. “Teams that are folding with NVIDIA GPUs are seeing huge boosts to their production and this is helping to accelerate the project significantly.”

NVIDIA
www.nvidia.com


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • In EDA, A Year Of Mergers, Failed And Otherwise
  • 2008 BEST Electronic Design Winners
  • Engineers Rely On Internet For Product Info
  • Rochester Electronics Establishes New Design and Technology Group
  • November 17, 2008
  • Custom Sources Light Way To 22-nm IC Lithography
  • Software Turns Scopes Into Vector RF Signal Analyzers
  • Couple’s $15 Million Gift Advances Rice Engineering Education
    1) Behind The Bright Lights, LED Drivers Evolve To Meet New Requirements
    (1418 views today)
    2) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (294 views today)
    3) Ten Top Design Skills For Tough Times
    (291 views today)
    4) Wi-Fi Chips Stand Out In A Sea Of Wireless Products
    (248 views today)
    5) Gen III Power MOSFETs Raze On Resistance
    (226 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources