Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Ideas For Design]
PMOS Transistor Guarantees Accurate Power-Up Sequencing

Mike Wong  |   ED Online ID #2976  |   March 31, 2003


A TFT LCD panel requires three voltages: VDD, VON, and VOFF. VDD, typically 13 V, powers the video signal path. VON, usually 25 V, supplies the turn-on gate drive bias voltage for the TFT cell. Finally, VOFF is generally −10 V and provides the turn-off gate drive bias voltage for the TFT cell. Correct power-up sequencing between the three voltages is critical to prevent a false image from appearing on the monitor during startup.

Due to its high current requirement, VDD is generated by a boost converter and VON is created by a charge pump (Fig. 1). VDD and VOFF share the same enable control pin, so they are enabled together during power-up. The VON enable delay time is set by the 200-kΩ resistor and 0.1-µF capacitor powered from VIN. It's helpful to see the waveform of the charge pump output at the source of the PMOS FET (Fig. 2). The intermediate voltage step on the VCP waveform results from disabling the charge pump and pulling VCP to VDD levels through the D1 and D2 diodes.

The second large voltage step occurs after the charge pump is enabled. Powering the TFT LCD panel directly from VDD and VCP can prematurely charge on the TFT LCD cells, causing a false video signal on the monitor. A simple solution is to follow the VCP with a PMOS FET, as shown in the schematic in Figure 1. The gate of the PMOS is connected to VDD before the charge pump is enabled, when VCP is at the same potential as VDD. So, the PMOS does not have enough bias voltage to turn on. As a result, the VON output stays low. After the charge pump is enabled, the VCP voltage goes much higher than VDD. The PMOS is turned on and provides a current path to VON (Fig. 3).


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Network-On-Chip Tools Arrive for The Masses
  • Tackling System Design Challenges Through Early Verification
  • ESL Tools Take Center Stage As Designers Move Up
  • Parasitic Extraction Tool Targets Next-Generation Custom ICs
  • Synopsys Jumps Into ESL-Synthesis Pool
  • Verify Control Systems Before Committing To Hardware
  • You're Using How Many FPGAs?
  • Tool Up For The FPGA Blitz
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (179 views today)
    2) Hot Hands For Some Cool Rock: Motion Sensing Meets Audio Engineering
    (168 views today)
    3) What's All This Transimpedance Amplifier Stuff, Anyhow? (Part 1)
    (87 views today)
    4) GPS-Derived Grandmaster Clock Delivers Ultra-Precise Time And Frequency Sync
    (77 views today)
    5) Downconverting Mixers Lower Power Consumption While Improving Performance
    (63 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Email Newsletter
    Sponsored By:
    Electronic Design UPDATE provides readers with late-breaking news, opinions from industry experts, and timely technology stories. It's a unique opportunity to get your product message in front of engineers, engineering managers, and corporate managers while they're reading about critical information online.

    Enter Email to Subscribe
      

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources