Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Design View / Design Solution]
Wring Out Better, Faster Results Through System-Level Design
Starting with block-level design tools, iteratively refine whole systems down to their low-level implementation details.

Avi Gal, Stuart McGarrity  |   ED Online ID #2989  |   March 17, 2003


Full article begins on Page 2

Daunting time-to-market pressures coupled with design complexity caused by converging voice, data, and multimedia technologies leave companies facing a host of serious challenges. Unfortunately, because the current design-verification process occurs late in the design cycle, there's a high risk of design failure and the resultant time-to-market delays. Testing the whole system's behavior rarely happens before investing in costly hardware or embedded software design.

An effective way to deal with this problem is to perform high-level design and testing early in the development process using system-level design techniques. After building a prototype, engineers can use advanced test-and-measurement tools to verify that the product meets the intended design specifications. This article outlines some of the more significant benefits of a system-level design approach, in the context of an ADSL modem design. By starting with block-level design tools, whole systems can be iteratively refined down to their low-level implementation details.

HIGHLIGHTS:
System-Level Design At this level, systematic testing of an entire system's behavior is performed early in the design process. It involves architectural design and behavioral simulation.
System-Level Design Tools Languages, such as C/C++ and HDLs, and block diagrams are among the proposed tools for system-level design.
Block-Diagram Tools These tools make it possible to construct a diagram of predefined blocks that represent the system architecture. They usually come with libraries of prebuilt and verified system components.
ADSL Example In this article, an asymmetric-digital-subscriber-line (ADSL) modem design example helps illustrate using a block-diagram tool to model a system.
Testing & Measuring ADSL2 Design reuse is a critical consideration when it comes to evolving standards, such as with ADSL2.


Full article begins on Page 2


<-- prev. page     [1] 2 3 4 5 6     next page -->

Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Network-On-Chip Tools Arrive for The Masses
  • Tackling System Design Challenges Through Early Verification
  • ESL Tools Take Center Stage As Designers Move Up
  • Parasitic Extraction Tool Targets Next-Generation Custom ICs
  • Synopsys Jumps Into ESL-Synthesis Pool
  • Verify Control Systems Before Committing To Hardware
  • You're Using How Many FPGAs?
  • Tool Up For The FPGA Blitz
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (182 views today)
    2) Hot Hands For Some Cool Rock: Motion Sensing Meets Audio Engineering
    (167 views today)
    3) What's All This Transimpedance Amplifier Stuff, Anyhow? (Part 1)
    (72 views today)
    4) GPS-Derived Grandmaster Clock Delivers Ultra-Precise Time And Frequency Sync
    (70 views today)
    5) Downconverting Mixers Lower Power Consumption While Improving Performance
    (55 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources