Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Ideas For Design]
"AC Vias" Can Improve Decoupling

Louis Vlemincq  |   ED Online ID #3233  |   April 28, 2003


Good decoupling is nearly always essential in a world of mixed-signal designs that exhibit increasing speed, performance, and component density. There are cases, though, where proper decoupling is absolutely critical if the circuit is to deliver its intended performance. That's where the concept of buried decoupling using ac vias comes into play. Examples of such circuits include RF power amplifiers, ultra-fast analog-to-digital converters (ADCs), and laser-diode drivers.

In such cases, each millimeter of unwanted path length translates into a nanohenry of inductance, which can degrade circuit performance by tenths of dB. (Remember that at 1 GHz, 1 nH amounts to a reactance of more than 6 (omega)).

The parasitic inductance of a chip capacitor is generally very small, little more than a piece of wire of the same physical length as the chip. But unfortunately, you also have to consider the pc-board tracks and vias, which is where the degradation occurs.

To get the ultimate performance from the bare capacitor, you must get rid of all the intermediary conductors. That can be achieved by "burying" the capacitor chip vertically in the thickness of the pc-board material—directly beneath the pin to be decoupled. The other end of the capacitor is soldered to the ground plane. This results in a dc-blocking connection between the top and bottom layers—hence the name "ac via."

The figure shows the cross-section of such an ac via, along with a conventional, surface-mounted capacitor for comparison. It's immediately obvious that the latter suffers from a significantly longer path length than the ac via. In a typical case, this could amount to 4 to 5 mm. This method also has the advantage of using up no pc-board area.

PRACTICAL CONSIDERATIONS
To successfully implement this method, some constraints must be respected:

  • The capacitor case should have an approximately square section with an overall length equal to, or slightly greater than, the thickness of the pc-board material.
  • The bottom layer must be attributed to the ground plane.
  • The hole in which the capacitor will be placed should have a diameter slightly larger than the diagonal of the chip, and its walls must be free of metallization. If the pc-board process doesn't allow for it, the metallization has to be removed by drilling.
  • The ac vias should be laid before any other operation on the pc board.

Place the circuit board on a flat surface, ground plane upwards, and insert the capacitors in the holes. Solder the capacitors to the ground plane. Normally, this is sufficient and the board is ready to receive the other components.

Alternatively, you may also solder the capacitors on the top side. Yet in some cases, the resulting solder bumps might upset the placement of other components. You have to judge which solution suits you best. Note that even if only one side is soldered, there's little risk of the capacitor drifting astray in the subsequent operations of wave or reflow soldering. The superficial tension of the molten solder is usually high enough to keep the chip in its hole.

Although this method requires some manual reworking, it delivers the ultimate performance when near-ideal bypassing is needed. For some really difficult cases, this price is certainly worth paying. Plus, it conserves the board real estate.

Of course, this technique isn't restricted to decoupling or bypassing. Most two-terminal, small-size components can be buried in this fashion. But in the absence of an automatic placement capability, the benefits aren't so obvious.


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Network-On-Chip Tools Arrive for The Masses
  • Tackling System Design Challenges Through Early Verification
  • ESL Tools Take Center Stage As Designers Move Up
  • Parasitic Extraction Tool Targets Next-Generation Custom ICs
  • Synopsys Jumps Into ESL-Synthesis Pool
  • Verify Control Systems Before Committing To Hardware
  • You're Using How Many FPGAs?
  • Tool Up For The FPGA Blitz
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (187 views today)
    2) Hot Hands For Some Cool Rock: Motion Sensing Meets Audio Engineering
    (166 views today)
    3) Science Fiction Meets Science Fact In Today's Robot Research
    (96 views today)
    4) GPS-Derived Grandmaster Clock Delivers Ultra-Precise Time And Frequency Sync
    (89 views today)
    5) What's All This Transimpedance Amplifier Stuff, Anyhow? (Part 1)
    (86 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Email Newsletter
    Sponsored By:
    Electronic Design UPDATE provides readers with late-breaking news, opinions from industry experts, and timely technology stories. It's a unique opportunity to get your product message in front of engineers, engineering managers, and corporate managers while they're reading about critical information online.

    Enter Email to Subscribe
      

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources