Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Embedded in Electronic Design]
Technical Sin

Ray Weiss  |   ED Online ID #3843  |   July 9, 2001


Technical sin is not without its own peculiarities. Of course, one attraction to sin is the delicious anticipation of being caught. But in technical sin, not only do you rarely get caught, but if you are caught, someone else pays the price.

For example, suppose you create a grotesque programming language (there are a few about). You don't pay the price. Thousands of programmers do. They end up coding its contorted syntax.

A major technical sin is taking inappropriate technology and, by Herculean effort, turning it into a winner. There are lots of such technologies around, including the x86, color CRTs, and hard disks.

To an observer, the x86 is a variable-length ISA, register-limited CISC—one ill-suited for high-performance RISC implementation. Yet pour enough money and resources into it and it's a winner. Its advanced decoding and mini-RISC data-flow stages changed design. The x86 became a RISC killer. Just ask the PowerPC folks, who were creamed by early Pentiums.

Color CRTs are another apparently ill-suited technology with lots of complexity: three-color guns, phosphor displays, analog circuits, and so on. Today, though, a 15-in. color CRT costs $90 at Fry's.

Or how about hard disks? Take a platter, spin it at 10,000 rpm, float a read/write head a few microns above it—and call it reliable? Wouldn't a pure solid-state implementation be better? Ah, but it works, and it continually gets cheaper and denser.

But there's a larger canvas for technical sin, like developing a key technology and ignoring the lucrative embedded market. Take the PCI bus as an example. Developed for PCs, Intel and the PCI SIG ignored embedded technology, fielding an edge-card bus. Yet today, the PCI bus is fading, except for its embedded forms like CompactPCI, which are growing.

Is technical sin alive today? Are we pouring money down inappropriate technology rat holes? Are we missing the embedded boat again? You be the judge.


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Network-On-Chip Tools Arrive for The Masses
  • Tackling System Design Challenges Through Early Verification
  • ESL Tools Take Center Stage As Designers Move Up
  • Parasitic Extraction Tool Targets Next-Generation Custom ICs
  • Synopsys Jumps Into ESL-Synthesis Pool
  • Verify Control Systems Before Committing To Hardware
  • You're Using How Many FPGAs?
  • Tool Up For The FPGA Blitz
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (177 views today)
    2) Hot Hands For Some Cool Rock: Motion Sensing Meets Audio Engineering
    (168 views today)
    3) What's All This Transimpedance Amplifier Stuff, Anyhow? (Part 1)
    (72 views today)
    4) GPS-Derived Grandmaster Clock Delivers Ultra-Precise Time And Frequency Sync
    (72 views today)
    5) Downconverting Mixers Lower Power Consumption While Improving Performance
    (56 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources