Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Forefront]
Run RS-485 Connections At 35 Mbaud

Ray Weiss  |   ED Online ID #3913  |   June 4, 2001


Older serial and parallel buses aren't going away. Instead, they are speeding up. It's now possible to get a 40-Mbaud RS-485 serial connection—that's 5 Mbytes/s. With those serial bus speeds, designers can upgrade their PROFIBUS and RS-485 systems or simply take advantage of a 35-Mbaud/s multidrop connection.

One such device, the IL485 from NVE Corp., implements a high-speed, differential-pair RS-485 bus transceiver. This bidirectional transceiver isolates the input lines from the functional interface.

The RS-485 standard defines a half-duplex connection. Earlier implementations used twisted-pair wiring for the RS-485 connection, with two- or four-wire implementations. The IL485 uses a differential pair, coupled with galvanic isolation, between the bus inputs and the chip functional outputs. The chip supplies one minute of 2500-V rms isolation. The differential pair supports 1-ns skew with a 25-ns propagation delay and ±60-mA output-drive capability.

The key to the high I/O isolation is NVE's patented galvanic-isolation technology. Instead of relying on external resistive, capacitive, or optical isolation components, galvanic isolation implements on-chip isolation in silicon. The technique integrates giant magnetoresistive (GMR) materials, microcoils, and silicon circuits to provide signal isolation.

Basically, the input current drives resistive planar coils. The coils generate a magnetic field, proportional to current, that's detected on the other side of an isolating, thick polymer dielectric film. The sensed magnetic field is amplified and used to replicate an isolated copy of the input signal. An on-silicon magnetic shield over the windings helps increase the circuit's magnetic effect while shielding the sense elements from external magnetic fields. With this transceiver isolation, RS-485 supports multiple connections to subsystems whose ground and voltage levels may be floating relative to the transceiver system's levels.

Housed in a small 16-pin SoC package, it costs $5.20 each in 1000-unit lots.

NVE Corp., 11409 Valley View Rd., Eden Prairie, MN 55344; (952) 829-9217; www.isoloop.com.


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Network-On-Chip Tools Arrive for The Masses
  • Tackling System Design Challenges Through Early Verification
  • ESL Tools Take Center Stage As Designers Move Up
  • Parasitic Extraction Tool Targets Next-Generation Custom ICs
  • Synopsys Jumps Into ESL-Synthesis Pool
  • Verify Control Systems Before Committing To Hardware
  • You're Using How Many FPGAs?
  • Tool Up For The FPGA Blitz
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (182 views today)
    2) Hot Hands For Some Cool Rock: Motion Sensing Meets Audio Engineering
    (172 views today)
    3) GPS-Derived Grandmaster Clock Delivers Ultra-Precise Time And Frequency Sync
    (91 views today)
    4) What's All This Transimpedance Amplifier Stuff, Anyhow? (Part 1)
    (78 views today)
    5) Science Fiction Meets Science Fact In Today's Robot Research
    (72 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources