Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Leapfrog: First Look]
New Mini-Card Form Factor Embeds PCI Express
Spec release opens door for laptops, embedded systems to exploit PCI Express mini-card products.

William Wong  |   ED Online ID #5335  |   July 21, 2003


Getting on PCI Express just got a little easier for laptops and embedded devices with the release of PCI Express Mini Card Electromechanical Specification Revision 1.0. This compact platform targets standard devices like 802.11x wireless adapters, Bluetooth interfaces, Ethernet adapters, and modems. The PCI mini-card form factor has already found a home in most major laptops, but shifting to PCI Express required a new standard.

Having the 2.5-Gbit/s serial bus in tow means more than just moving up to the latest technology. The mini-card form factor is designed for compact environments. The standard is modeled after the Mini PCI Type III card without the side retaining clips. I/O connectors are restricted to a small area at the end opposite the card connector.

The limited number of pins required for a single-lane PCI Express connection allows for other features, so there's no need for a large edge connector. For example, a Universal Serial Bus (USB) version 2.0 and an SMBus interface can be implemented on a card. The USB interface supports low-speed, full-speed, and high-speed modes. USB devices report as self-powered devices because the standard mini-card power connections supply the power. The SMBus is often used for system management on mobile devices. The primary use of the new form factor will be PCI Express connectivity, but these other interfaces could be used in a standalone configuration that takes advantage of the standard, compact form factor.

Employing standard interfaces like PCI Express and USB enables devices to be supported using normal device drivers. No change in drivers or applications should be required to utilize one of these cards. Advanced power-management support may be augmented through device drivers, but the auxiliary and status communication pins provide a mechanism to improve device and power control.

Although the new standard employs 52 pins, almost a third of these is reserved for future use. Features such as a second PCI Express lane and a Subscriber Identity Module (SIM) interface are noted within the standard. A second lane would double system throughput. SIMs often found in wireless devices allow for easy implementation of configuration and security information.

By having this new standard well in advance of general PCI Express product availability, designers can incorporate a flexible interface that will handle a wide range of peripherals. These range from low-speed modems to wired and wireless, high-speed network interfaces.

See associated figure

See associated table


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Network-On-Chip Tools Arrive for The Masses
  • Tackling System Design Challenges Through Early Verification
  • ESL Tools Take Center Stage As Designers Move Up
  • Parasitic Extraction Tool Targets Next-Generation Custom ICs
  • Synopsys Jumps Into ESL-Synthesis Pool
  • Verify Control Systems Before Committing To Hardware
  • You're Using How Many FPGAs?
  • Tool Up For The FPGA Blitz
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (188 views today)
    2) Hot Hands For Some Cool Rock: Motion Sensing Meets Audio Engineering
    (170 views today)
    3) Science Fiction Meets Science Fact In Today's Robot Research
    (93 views today)
    4) GPS-Derived Grandmaster Clock Delivers Ultra-Precise Time And Frequency Sync
    (88 views today)
    5) What's All This Transimpedance Amplifier Stuff, Anyhow? (Part 1)
    (80 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources