Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Ideas For Design]
DAC-powered charge pump varies negative rail

Contributing Author  |   ED Online ID #6385  |   July 21, 1997


The circuit shown provides a low-current, adjustable negative supply rail suitable for use as a sensor bias, LCD-contrast bias, or a VCO tuning supply. By operating a charge-pump doubler from the output of a buffered DAC, it avoids the customary approach involving clumsy level shifters based on op amps and discrete components.

IC1 is a dual 8-bit digital-to-analog converter with serial input and buffered voltage outputs. Output impedances are 50 Ω, so the DAC output in use drops about 50 mV while providing the 1.1 mA typically drawn by the IC2 charge pump. As the input code varies from 0 to 255, the DAC output ranges from rail to rail, changing approximately 40 mV per step.

With 5 V (VCC) applied to IC1 and a −3 V output from IC2, the code that produces the minimum allowable voltage to the charge pump (1.5 V) is 80 decimal. The charge pump draws 0.6 mA and generates ±2 times the voltage at its VCC terminal, producing ±3 V to ±12 V as its input ranges from 1.5 V to 6 V (you can use the positive and negative outputs simultaneously). The main power can go as low as 2.7 V, producing a negative output slightly over −5 V. The minimum code for that condition is about 140 decimal.

To shut down the supply, simply write zeroes to the DAC. The DAC itself has a shutdown mode that draws only 1 µA. To ensure a reliable startup when bringing the system out of shutdown, write a value that powers the charge pump with a minimum of 2 V. Note that a microcontroller with pulse-width-modulation (PWM) output can eliminate the DAC altogether. For example, you can provide a variable VCC to the charge pump by filtering a 20-kHz PWM signal with a 270-Ω/3.3-µF low-pass network. Be sure that the microcontroller’s port pin can supply the current with an acceptable voltage drop; if not, buffer it with a CMOS buffer or inverter such as the 74HC04.

See associated figure


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Network-On-Chip Tools Arrive for The Masses
  • Tackling System Design Challenges Through Early Verification
  • ESL Tools Take Center Stage As Designers Move Up
  • Parasitic Extraction Tool Targets Next-Generation Custom ICs
  • Synopsys Jumps Into ESL-Synthesis Pool
  • Verify Control Systems Before Committing To Hardware
  • You're Using How Many FPGAs?
  • Tool Up For The FPGA Blitz
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (183 views today)
    2) Hot Hands For Some Cool Rock: Motion Sensing Meets Audio Engineering
    (173 views today)
    3) GPS-Derived Grandmaster Clock Delivers Ultra-Precise Time And Frequency Sync
    (90 views today)
    4) What's All This Transimpedance Amplifier Stuff, Anyhow? (Part 1)
    (82 views today)
    5) Science Fiction Meets Science Fact In Today's Robot Research
    (75 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Email Newsletter
    Sponsored By:
    Electronic Design UPDATE provides readers with late-breaking news, opinions from industry experts, and timely technology stories. It's a unique opportunity to get your product message in front of engineers, engineering managers, and corporate managers while they're reading about critical information online.

    Enter Email to Subscribe
      

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources