Known as a provider of digital IP blocks, Artisan Components now offers a portfolio of mixed-signal and analog intellectual-property (IP) blocks within its Access Library Program. The new IP blocks are available to designers free of charge. Semiconductor foundry UMC, Artisan's partner in this program, also will offer them optimized for UMC's 90-nm fabrication process.
The portfolio includes a selection of de-skew and multiplier phase-locked loops (PLLs). A full range of specialty I/O supports leading interconnect standards like High-Speed Transceiver Logic, Low-Voltage Differential Signaling, Peripheral Component Interconnect eXtended, Positive Emitter Coupled Logic, Stub Series Terminated Logic, and the Universal Serial Bus.
These functions support de-skew PLLs with output clock rates spanning 25 to 400 MHz for consumer, memory, video, graphics, and general-purpose ASIC applications. Multiplier PLLs with output clock rates of 3 to 400 MHz are supported for DSP, ASIC, and video applications. Interface logic includes Class I and II HSTL, Class I and II SSTL2, 850-MHz LVDS, 500-MHz PECL, 133-MHz PCI-X mode 1 and 266-MHz PCI-X mode 2, and versions 1.1 and 2.0 of the USB.
Front-end views for the new portfolio will be available in the second quarter. Customers may contact the company at advantage@artisan.com.
Please refresh the page if you have trouble reading this text.
Search Electronic Design
Email Newsletter
Sponsored By:
Electronic Design UPDATE provides readers with late-breaking news, opinions from industry experts, and timely technology stories. It's a unique opportunity to get your product message in front of engineers, engineering managers, and corporate managers while they're reading about critical information online.
Reprints
