Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[TechView: The Industry]
MEMS Memory Targets High-Speed Flash Applications

William Wong  |   ED Online ID #8268  |   July 5, 2004


Flash and EEPROM are getting more competition. The Nanomech nonvolatile memory technology by Cavendish Kinetics uses a moveable micro-encapsulated cantilever system to store information. Each submicron cantilever stores one bit. Only 25 picojoules are necessary to program a bit. And unlike flash memory, there is no potential damage to the device during programming.

Nanomech can be incorporated into standard CMOS and other processes, like gallium arsenide or silicon germanium. Consequently, it can be part of a microcontroller or intelligent memory device. It doesn't require requalification of process or design techniques. And, Nanomech devices use only native voltages, eliminating the need for bandgap references, charge pumps, or other power conversion devices.

The technology has a nondestructive read with a write/erase time on the order of 60 ns. It also has a read/write lifetime in excess of 20 million accesses. This significantly raises it above the performance of flash memory. Its random read/write capability eliminates the block erase required by flash. This incarnation of Nanomech is called CK eFlash.

Test elements have operated in temperatures up to 200°C, so Nanomech cells can be used in harsh environments. Their small size and architecture also make the cells immune to vibration and gravitational effects.

The company's one-time programming (OTP) products include CK eFuse and CK eOTP. The multiple time programming (MTP) product, CK eMTP, suits radiation-hardened applications. Third-party products using the OTP products are expected in 2005. The devices have no leakage current, and they support parallel programming of the array.

Cavendish Kinetics
www.cavendish-kinetics.com


Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Network-On-Chip Tools Arrive for The Masses
  • Tackling System Design Challenges Through Early Verification
  • ESL Tools Take Center Stage As Designers Move Up
  • Parasitic Extraction Tool Targets Next-Generation Custom ICs
  • Synopsys Jumps Into ESL-Synthesis Pool
  • Verify Control Systems Before Committing To Hardware
  • You're Using How Many FPGAs?
  • Tool Up For The FPGA Blitz
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (178 views today)
    2) Hot Hands For Some Cool Rock: Motion Sensing Meets Audio Engineering
    (167 views today)
    3) What's All This Transimpedance Amplifier Stuff, Anyhow? (Part 1)
    (83 views today)
    4) GPS-Derived Grandmaster Clock Delivers Ultra-Precise Time And Frequency Sync
    (72 views today)
    5) Downconverting Mixers Lower Power Consumption While Improving Performance
    (58 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources