Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[POV: Point Of View]
A New Era Dawns With The Rise Of The Embedded Hypervisor

Robert Day  |   ED Online ID #19665  |   September 25, 2008


In unicore systems, the hypervisor can provide real-time cyclic scheduling of multiple guest OSs, which means the real-time and interrupt latency is controlled by the hypervisor (not the guest OSs running on it) and can add higher degrees of determinism to OSs that traditionally don’t allow for it. OSs such as Windows where source code isn’t available can run in a fully virtualized environment, and OSs such as Linux can be para-virtualized to help increase OS performance.

The embedded hypervisor will generally run with a realtime separation kernel, with the hypervisor providing the virtual environments, and the separation kernel providing the real-time, multicore, and partitioning support. In applications that require safety and security, the separation kernel and hypervisor can also make sure that OSs that run in their virtual environments are separated by software from other applications or OSs running on the same hardware.

Any communication required between these environments is governed by security policies defined by the system designer that are then enforced by the separation kernel. Designers can feel comfortable that any fault conditions or even malicious attacks that occur in a virtual environment are then contained in that environment while the rest of the system continues to function, maintaining both safety and security requirements.

Many more use cases for the embedded hypervisor will start to determine its widespread use in tomorrow’s embedded systems. This is probably the most significant technology to hit embedded software in the last 20 years, and it’s likely to shape our next generation of embedded systems.


<-- prev. page     1 [2]     next page -->

Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Network-On-Chip Tools Arrive for The Masses
  • Tackling System Design Challenges Through Early Verification
  • ESL Tools Take Center Stage As Designers Move Up
  • Parasitic Extraction Tool Targets Next-Generation Custom ICs
  • Synopsys Jumps Into ESL-Synthesis Pool
  • Verify Control Systems Before Committing To Hardware
  • You're Using How Many FPGAs?
  • Tool Up For The FPGA Blitz
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (183 views today)
    2) Hot Hands For Some Cool Rock: Motion Sensing Meets Audio Engineering
    (170 views today)
    3) GPS-Derived Grandmaster Clock Delivers Ultra-Precise Time And Frequency Sync
    (91 views today)
    4) What's All This Transimpedance Amplifier Stuff, Anyhow? (Part 1)
    (84 views today)
    5) Downconverting Mixers Lower Power Consumption While Improving Performance
    (72 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources