Electronic Design

  
Reprints     Printer-Friendly    Email this Article    RSS        Font Size     What's This?


[Design View / Design Solution]
Take The Guesswork Out Of Debugging
Move past the hit-and-miss game of “printf()” debugging, and instead look to streamline the task with run-time visualization tools.

Matthew Gordon  |   ED Online ID #21365  |   June 25, 2009


OTHER TOOLS
Without question, iSYSTEM’s LabVIEW solution and Micrium’s µC/Probe can both help gather valuable information from an embedded system. However, tools that allow you to read and write an application’s variables are only one part of a successful debugging strategy. To deliver innovative products ahead of schedule, engineers need a multifaceted debugging plan that exploits the many tools available today.

To round out a debugging arsenal, keep in mind today’s numerous trace tools. Such tools are available from Green Hills, IAR, Keil, Lauterbach, and many other vendors. Green Hills’ TimeMachine trace package has deservedly attracted much attention for enabling embedded software developers to easily step backward through code and locate insidious bugs.

TimeMachine, like other trace products, can be used alongside a run-time visualization tool. An engineer using this combination can view and even manipulate live data while maintaining a vast execution history.

Every tool has drawbacks, whether it enables tracing, run-time visualization, or something entirely different. Without the proper tools, debugging, much like Battleship, is simply a guessing game.

REFERENCE
1. Goering, Richard, “Embedded developer survey reveals debugging challenges,” EE Times, May 11, 2007.


<-- prev. page     1 2 3 [4]     next page -->

Reprints   Printer-Friendly  Email this Article  RSS    Font Size   What's This?


  • Network-On-Chip Tools Arrive for The Masses
  • Tackling System Design Challenges Through Early Verification
  • ESL Tools Take Center Stage As Designers Move Up
  • Parasitic Extraction Tool Targets Next-Generation Custom ICs
  • Synopsys Jumps Into ESL-Synthesis Pool
  • Verify Control Systems Before Committing To Hardware
  • You're Using How Many FPGAs?
  • Tool Up For The FPGA Blitz
    1) Build A Smart Battery Charger Using A Single-Transistor Circuit
    (178 views today)
    2) Hot Hands For Some Cool Rock: Motion Sensing Meets Audio Engineering
    (168 views today)
    3) What's All This Transimpedance Amplifier Stuff, Anyhow? (Part 1)
    (87 views today)
    4) GPS-Derived Grandmaster Clock Delivers Ultra-Precise Time And Frequency Sync
    (84 views today)
    5) Downconverting Mixers Lower Power Consumption While Improving Performance
    (67 views today)
    ALL TOP 20



    POST YOUR COMMENTS HERE
    Name:

    Email:
    Your Comments:

    Enter the text from the image below


    Please refresh the page if you have trouble reading this text.

    Search Electronic Design
         
      
     
    Web Seminar
    Sponsored By:
    Title: Read Pacing: A Performance Enhancing Feature of PCI Express Gen 2 Switch Devices
    Speakers: 
    Date: 07/01/08
    Register: 

    Electronic Design Europe Electronic Design China EEPN Power Electronics Auto Electronics Microwaves & RF
    Mobile Dev & Design Schematics Find Power Products Military Electronics EE Events Related Resources