Author - Udhaya Kumar

Technologies
- Analog
- Communications
- Components
- Digital ICs
- EDA
- Embedded
- Power
- Test
Design Hotspots
- Analog
- Embedded
- Power
- Green Design
Resources
Shows
- ESC 2009
- Embedded World 2009
- APEC
- CES
- electronica
- NI Week
- MTT-S
- DAC
- MD&M
- PCIM
Magazine
eBooks & Whitepapers
Jobs
More...
- eBooks
- Whitepapers
- Webcasts
- Job Zone
- Newsletters
- Blogs
- Hall of Fame
- RSS
- Subscribe

Click to view this week's ad screen

Udhaya Kumar	Write for Electronic Design
Udhaya Kumar is a project manager in Physical Design for eInfochips Ltd. He holds bachelor’s degrees in electronics and communications. Email address: udhay.kumar@einfochips.com Web site: www.einfochips.com
1 results found for Udhaya Kumar, displaying items 1 - 1

August 4, 2005 [Design View / Design Solution]
Simulation Mismatches Can Foul Up Test-Pattern Verification
Design for testability (DFT) works to make a circuit more testable to ensure that it was manufactured correctly. Alfred Crouch explains the purpose of DFT in his book, Design-For-Test for Digital ICs and Embedded Core Systems: "To exhaustively test a combinational circuit with N inputs, a sequence of 2N test vectors must be applied and observed to fully exercise the circuit." With that goal in mind, the primary purpose of DFT is to increase testability of a given netlist by...