By Vassilios Gerousis, January 12, 2004
SystemVerilog is the natural evolution of the Verilog language, extending its capabilities for both design and verification. Demand for this advanced language is clear. Over a dozen EDA companies announced plans for product support of SystemVerilog...