By Thomas Anderson, June 04, 2007
These are not easy times for logic designers. As geometries shrink and chips grow ever larger and more complex, more and more design decisions are being pushed up to the RTL stage. When these decisions are made incorrectly, the result is long iterative lo