By Amir H. Ajami, March 01, 2007
Advanced power-reduction techniques, such as multi-VDD architectures and power-aware clock tree synthesis (CTS), allow designers to implement large, complex SoCs that consume less power. Leakage power can be minimized by using multi-threshold librari