• Channels
Part Inventory
Go
 
powered by:

 
  • Quick Poll
What Social Networking site do you use the most?



VOTE VIEW RESULTS
Previous Polls

Premium Content

New Signal Chain Technical Papers from Texas Instruments:

 

 

 

Chip Handles Deep Packet Inspection At 20 Gbits/s


William Wong

July 27, 2009

Print
Reprints Comment Subscribe

Cavium Networks’ NITROX DPI CN17xx L7 Content processor is designed to deliver rule-based packet inspection and processing at full line rates from 4 to 20 Gbits/s. The scalable system can handle millions of flows while providing deterministic, low-latency operation. Its 8x PCI Express links can tie it to Cavium Networks Octeon II network processors or to other high-performance processors such as x86-compatible platforms. Also, the NITROX DPI supports POSIX- and Perl-compatible regular expression patterns. Its Hyper Finite Automata Threading Engines (HTE) implement rule-set caching and walking technology to deliver deterministic, low-latency performance. Plus, there are no rule-set size or flow limits. The HTEs are compatible with the ones found in the Octeon II and support match length reporting. The chips incorporate on-chip caches and DDR2 memory controllers, which support up to 4 Gbytes of off-chip pattern memory. Pattern compression reduces space requirements by a factor of 15. Support is provided for SNORT and other open-source intrusion detection systems. The chip is also available on a PCI Express adapter.

Cavium Networks

www.caviumnetworks.com

Average (0 Ratings):

Subscribe
Subscribe to Electronic Design and start receiving more articles like this one
Filed Under:

Check for price and availability on Source ESB:

Go
powered by  
    There are no comments to display. Be the first one!
You must log on before posting a comment.

Are you a new visitor? Register Here
Acceptable Use Policy

Sponsored Links