• Channels
Part Inventory
Go
 
powered by:

 
  • Quick Poll
What Social Networking site do you use the most?



VOTE VIEW RESULTS
Previous Polls

Premium Content

New Signal Chain Technical Papers from Texas Instruments:

 

 

 

Multicore Chip Handles Broadband Packet Processing


William Wong

May 07, 2009

Print
Reprints Comment Subscribe

The Octeon II from Cavium Networks handles packet traffic on high-speed serial links such as 10-Gbit Ethernet, Serial RapidIO (SRIO), and PCI Express (PCIe) v2. The chip family is scalable from two to six MIPS cores augmented with a collection of accelerators from the Security Vault secure key storage to RAID 5/6 support for storage applications (see the figure).

The CN63xx can incorporate hardware accelerators for encryption and packet analys i s . The Hyper Finite Automata (HFA) support r egular expressions to scan packets. The HFA’s 16-bit wide d y n ami c RAM memory controller is independent of the main 72-bit Hyperaccess DDR3 memory controller. An 8-Tbyte/s Hyperconnect crossbar switch links the memory controller and cores. Pricing starts at $59.

CAVIUM NETWORKS
www.caviumnetworks.com

Average (0 Ratings):

Subscribe
Subscribe to Electronic Design and start receiving more articles like this one
Filed Under:

Check for price and availability on Source ESB:

Go
powered by  
    There are no comments to display. Be the first one!
You must log on before posting a comment.

Are you a new visitor? Register Here
Acceptable Use Policy

Sponsored Links