• Channels
Part Inventory
Go
 
powered by:

 
  • Quick Poll
What Social Networking site do you use the most?



VOTE VIEW RESULTS
Previous Polls

Premium Content

New Signal Chain Technical Papers from Texas Instruments:

 

 

 

Collaboration Provides Sub 65-nm Variation-Aware IC Design Flows


Lisa Maliniak

June 13, 2008

Print
Reprints Comment Subscribe

This week at the Design Automation Conference (DAC), Extreme DA and semiconductor foundry UMC announced their collaboration on variation-aware IC design flows for 65-nm and finer process technologies. Extreme DA specializes in IC performance and yield-improvement software. The jointly-developed design flows reduce uncertainty and predict performance and yield by analyzing timing behavior in the presence of process variations.

The first flow, based on extreme DA's Extreme Gold statistical analysis suite, has already been applied to a test chip at UMC’s 65-nm process node. The collaborative efforts are in the following areas:

  • Characterization of UMC libraries for global and mismatch variations to analyze these effects
  • Location-based on-chip variation (LOCV) model construction for improved accuracy of variation analysis
  • Variation-aware extraction and timing analysis on a 65-nm test chip

The Extreme Gold sign-off suite is a variation-aware performance and yield analysis flow for 65- and 45-nm ICs. The suite models IC variations and analyzes the statistical effects on extraction, timing, and noise using the GoldTime timing analyzer.

Extreme DA
www.extreme-da.com

UMC
www.umc.com

Average (0 Ratings):

Subscribe
Subscribe to Electronic Design and start receiving more articles like this one
Filed Under:

Check for price and availability on Source ESB:

Go
powered by  
    There are no comments to display. Be the first one!
You must log on before posting a comment.

Are you a new visitor? Register Here
Acceptable Use Policy

Sponsored Links