View this week's entry ad »
Part Inventory
powered by:
Part Finder
Go
powered by:
  • Quick Poll
What Social Networking site do you use the most?



VOTE VIEW RESULTS
Previous Polls
Hotspots » Analog & Mixed SignalPowerEmbedded

Premium Content

Editors' Picks

Featured Industry Resources

DAC Tackles Emulation, Speed, And Standards

By David Maliniak

May 22, 2008

Print
Reprints Comment Subscribe

Scheduled for June 8-12 in Anaheim, Calif., this year’s Design Automation Conference will feature a greater focus on hands-on sessions. Designers can expect to learn about solutions they can take back to their labs and put to work right away. Attendees also can expect key developments in emulation, speed, and standards.

Connecting Emulation To Testbenches
At DAC, EVE plans to showcase its ZEMI-3, a high-speed link between emulation and testbench design. ZEMI-3 moves design teams away from in-circuit emulation and offers a way to validate software in SoC designs faster, at megahertz instead of kilohertz speed, something a testbench may not be able to do.

With ZEMI-3, design teams can quickly and efficiently write transactors. These transactors are fully backward-compatible with SystemVerilog, allowing ZEMI-3 code to work in either emulation or simulation in the same way, without the need for libraries, conversions, or licenses.

Further, ZEMI-3 eases development of bus-functional models (BFMs) because of its behavioral compiler. Clocks between emulation and the testbench are automatically synchronized when needed—and only when needed. The system automatically streams data when possible, making sure the data is moved to its destination before it’s needed. ZEMI-3 is available now and starts at $80,000.

Novas Software plans to display its 2008.04 release of the Siloti Visibility Enhancement tool. This release expands Novas’ Siloti Replay technology to make the process of detecting, isolating, and fixing the source of timing problems using gate-level simulation much more efficient.

Besides offering easier integration into existing simulation flows, the Siloti Replay module now requires only minimal changes to the user’s compilation environment. It simplifies setup and configuration of timing simulation replay sessions.

Spicing Things Up
In the detail-oriented world of analog/RF design, any boost in speed is welcome. Nascentric thinks it has contributed to this with its OmegaSim GX, the world’s first hardware-accelerated Spice simulator. OmegaSim GX harnesses the raw computational power of Nvidia Graphics Processing Units (GPUs) to provide blazingly fast, transistor-level simulation with virtually no loss in accuracy.

OmegaSim GX is based on Nvidia’s Tesla hardware platform, which provides a massively parallel, multithreaded architecture. The platform is available as a 128-core PCI Express add-in card, a 256-core desk-side, or a 512-core rack-mounted system configuration. Nascentric developed OmegaSim GX using Nvidia’s CUDA C-compiler development environment. OmegaSim GX software costs $25,000 per year or $2500 per month.

Berkeley Design Automation is debuting two new capabilities for “big analog/RF” verification. One, the noise analysis option (NAO), is a comprehensive noise analysis tool. NAO is built on the company’s Analog Fast-Spice (AFS) circuit simulator, which provides true Spice-accurate results five to 10 times faster, and with five to 10 times higher capacity than traditional Spice.

The company is also introducing AFS Co-Simulation, which enables design teams to co-simulate their transistor-level netlist with Verilog simulators to further accelerate verification of complex analog/RF blocks that contain significant digital logic. It also performs full-chip mixed-signal performance simulation.

At DAC, Agilent will show update 1 of its Advanced Design System 2008 with its analysis and verification for RFICs, RF modules, and high-speed gigabit serial link designs. The major improvement is a tenfold speed bump for the suite’s Momentum planar-3D electromagnetic (EM) simulator.

Agilent will also display version 4.2 of its GoldenGate software for simulation and analysis of integrated RFIC designs. GoldenGate’s simulation algorithms are optimized for full characterization of complete transceivers. GoldenGate takes advantage of both frequency- and time-domain simulation capabilities to perform necessary analyses on today’s mixed-signal RFICs. Agilent’s GoldenGate Release 4.2 is available now, with prices starting at about $42,000.

Continue on Page 2

Average ( Ratings):
Filed Under:

Check for price and availability on Source ESB:

Go
powered by  

Related Products

You must log on before posting a comment.

Are you a new visitor? Register Now

Acceptable Use Policy

Sponsored Links