EDA Alert: May 23, 2006

============================================

EDA Alert e-Newsletter
Electronic Design - www.electronicdesign.com
May 23, 2006

=======================================

Today's Table of Contents:
1. Viewpoint -- Happy With Your Current Verification Environment?
Survey Says: No
2. Synthesis Support Rolls For Xilinx Virtex-5 FPGAs
3. All-In-One Environment Serves PCB/System Designers
4. Reference Library Speeds WiMAX SoC Design
5. Book Review: Introduction to AutoCAD 2006 (2D and 3D Design)
6. Happenings
- ISCA'06
- DAC'06
- SIGDA Ph.D Forum at DAC
- EUC'06

*******************ADVERTISEMENT********************

The Hitchhiker's Guide to Verification Seminar

Having a bad day? Last chip required respin, just realized there's a
whole class of bugs your testbench isn't set to catch, not enough
engineers to write the tests needed. DON'T PANIC! Hitch a ride with
our Verification experts for the secret to Testbench Automation,
Reuse and Functional Coverage.

More information and register at:
http://news.electronicdesign.com/t?ctl=2B896:477AF4

*******************************************************
TAKE A POLL: Amateur-radio operators are anxiously awaiting the
FCC's final decision on deletion of the Morse-code requirement for
ham licenses. What would you like to see happen?

-- Elimination of the Element 1 (5-wpm) Morse-code test
-- Reinstatement of more stringent code testing
-- Leave it the way it is now

Electronic Design's Quick Poll ==> http://news.electronicdesign.com/t?ctl=2B8A1:477AF4

******************************************************
Archived Webcast: HSPICE Just Got Faster, Again!

Synopsys' HSPICE circuit simulator has been the golden simulation
signoff standard for the past 25 years. Learn how to use today's new
and improved HSPICE to perform faster simulations and ensure silicon
accuracy with advanced models. It can improve productivity with
behavioral modeling. It also provides high-speed signal-integrity
analysis functions. Users can simulate process variability effects
and accurately predict phase-locked loop and voltage-controlled
oscillator performance as well.

Register for this free archived webcast at:
http://news.electronicdesign.com/t?ctl=2B897:477AF4

************
1. Viewpoint -- Exclusive to EDA Alert
************
Happy With Your Current Verification Environment? Survey Says: No

Lauro Rizzatti, General Manager of EVE USA
EVE (Emulation and Verification Engineering), San Jose, Calif.

Where better than the yearly EDS Fair to survey the electronics
industry to better understand electronics design trends in Japan and
the tools necessary to make designers more effective and productive?
Where indeed? EVE polled more than 900 EDS Fair attendees who
stopped by our booth in January and found some surprises from the
580 samples used to compile the survey that's being used for
internal planning purposes....

Read the complete story at:
Viewpoint ==>
http://news.electronicdesign.com/t?ctl=2B899:477AF4

*******************ADVERTISEMENT********************

Technology Paper: The Processor-Driven Testbench

Processor-driven tests detect design errors that may be missed by
more traditional HDL testbenches. For designs that incorporate or
interface to an embedded CPU, PDTs can be a valuable addition to the
functional verification test suite. Read how.

Download now at:
http://news.electronicdesign.com/t?ctl=2B895:477AF4

*******************************************************
*******
2. News
*******
Synthesis Support Rolls For Xilinx Virtex-5 FPGAs

Two major EDA vendors--Magma Design Automation and Mentor
Graphics--have both announced synthesis support for Xilinx's new
Virtex-5 family of FPGAs...

Read the complete story at:
http://news.electronicdesign.com/t?ctl=2B89B:477AF4

*******
3. News
*******
All-In-One Environment Serves PCB/System Designers

Version 6.3 of the Altium Designer environment is targeted directly
at those looking to migrate from competing PCB design systems,
including OrCAD and PADS. Altium Design 6.3 includes a number of
enhancements to entice a switch, as well as features that accelerate
design for current users...

Read the complete story at:
http://news.electronicdesign.com/t?ctl=2B89A:477AF4

*******
4. News
*******
Reference Library Speeds WiMAX SoC Design

Intended to facilitate optimizing of WiMAX SoC designs, a WiMAX
reference library has been integrated into CoWare's Signal
Processing Designer (SPD) tool suite. The library, which covers IEEE
802.16/16e standards, enables SoC design teams using CoWare's
platform-driven ESL design suite to make a large dent in
time-to-market...

Read the complete story at:
http://news.electronicdesign.com/t?ctl=2B89C:477AF4

*******
5. Book Review
*******
Introduction to AutoCAD 2006 (2D and 3D Design)
By Alf Yarwood
ISBN: 0750668768

Intended as a basic primer for new users of AutoCAD 2006, Alf
Yarwood's "Introduction to AutoCAD 2006" does just that. The book
takes the fledgling AutoCAD user through the basics and concludes
with a review of the Internet tools that are available to users to
help them share files and browse the Web from within AutoCAD...

Read the full review at:
http://news.electronicdesign.com/t?ctl=2B898:477AF4

**************
6. Happenings
**************
International Symposium on Computer Architecture (ISCA'06)
Boston, MA
Jun 17-21, 2006
http://news.electronicdesign.com/t?ctl=2B89E:477AF4

Design Automation Conference (DAC'06)
San Francisco, CA
Jul 24-28, 2006
http://news.electronicdesign.com/t?ctl=2B8A3:477AF4

SIGDA Ph.D Forum at DAC
San Francisco, CA
Jul 25, 2006
http://news.electronicdesign.com/t?ctl=2B8A2:477AF4

International Conference on Embedded And Ubiquitous Computing
(EUC'06)
Seoul, Korea
Aug 1-4, 2006
http://news.electronicdesign.com/t?ctl=2B8A0:477AF4

*******************ADVERTISEMENT********************

NEW TECHNICAL PAPERS
>> Method for Incorporating Simultaneous Flows for DFM and DFR
>> Via Doubling to Improve Yield
>> Improving Yield - FastScan and TestKompress with Calibre
>> Modeling and Simulating a ZigBee Wireless Transmitter Path using ADMS
>> Performance at What Price? Taking Stock of the Need for Speed in
Physical Verification

View all 100+ Papers at:
http://news.electronicdesign.com/t?ctl=2B894:477AF4


*******************************************************
EDA ALERT e-NEWSLETTER CONTACTS

====================================
EDA Technology Editor, Electronic Design: David Maliniak
mailto:dmaliniak@penton.com

Advertising/Sponsorship Opportunities: Bill Baumann
mailto:bbaumann@penton.com

SUBSCRIBE ONLINE TO ELECTRONIC DESIGN
If you're reading this e-newsletter, then you are either a current
Electronic Design subscriber, or should be (145,000 of your peers
are). To apply for or renew a subscription to Electronic Design
absolutely FREE and without paperwork or hassle, click on the link
below.
http://news.electronicdesign.com/t?ctl=2B89D:477AF4



To change your email address send an email, include your old address
as well as your new one, to:
mailto:newsletters@electronicdesign.com

To subscribe visit our e-newsletter subscription center at
http://news.electronicdesign.com/t?ctl=2B89D:477AF4

If you need assistance in updating the information you have provided
to Penton or you have questions or comments about our privacy
policies, please click on the link below.
http://news.electronicdesign.com/t?ctl=2B89F:477AF4

Copyright 2006 Penton Media, Inc. All rights reserved.

Electronic Design
45 Eisenhower Dr., 5th Floor
Paramus, NJ 07652
USA