• Channels
Part Inventory
Go
 
powered by:

 
  • Quick Poll
What Social Networking site do you use the most?



VOTE VIEW RESULTS
Previous Polls

Premium Content

New Signal Chain Technical Papers from Texas Instruments:

 

 

 

Functional Verification Tool Gains Link To SystemVerilog Assertions


Staff

January 22, 2008

Print
Reprints Comment Subscribe

With the addition of a standard assertion-language link, the 360 Module Verifier (360 MV), a functional verification environment, is equipped to fully leverage both SystemVerilog assertions and Open Verification Library assertions.

The new SVA capability creates a gateway to 360 MV by using and reusing assertions created in formal- and simulation-based verification. Assertions and RTL code can be debugged using 360-MV’s debugging environment or via links to Novas Software’s debugging tools. The 360 MV supports a broad set of SVA assertions including advanced constructs such as local variables. It also supports the full OVL 2.0 standard. These links reduce overall verification efforts to ensure high module and IP quality. The new gateway is included in OneSpin’s recent version 4.3 release of 360 MV at no extra charge.

OneSpin Solutions
www.onespin-solutions.com

Average (0 Ratings):

Subscribe
Subscribe to Electronic Design and start receiving more articles like this one
Filed Under:

Check for price and availability on Source ESB:

Go
powered by  
    There are no comments to display. Be the first one!
You must log on before posting a comment.

Are you a new visitor? Register Here
Acceptable Use Policy

Sponsored Links