Parasitic capacitance lurks behind every corner of an
electronic circuit. FET gates, cabling, ground and power
planes all add to the Farad bottom line. When the capacitive
load gets heavy in high speed circuits, careful op amp
selection is paramount for optimizing slew rate, current
output capability, power dissipation, and feedback loop
stability.
Download the Design Note as a PDF