Adnan Hamid

Adnan
Hamid
CEO,
Breker Verification Systems

Adnan Hamid is cofounder and CEO of Breker Verification Systems. Prior to starting Breker in 2003, he worked at AMD as department manager of the System Logic Division. Previously, he served as a member of the consulting staff at AMD and Cadence Design Systems. He graduated from Princeton University with BS degrees in electrical engineering and computer science and holds an MBA from the McCombs School of Business at the University of Texas. He can be reached at adnan@brekersystems.com. 

Articles
Complex Chip Designs Need System-Level Scenario Coverage
Today's coverage technology exists today to create scenario models; automatically generate coverage goals; automatically generate test cases to hit those goals; and combine system-level metrics with traditional forms of coverage for a comprehensive view of verification.
Automatically Generated C Test Cases Earn a Solid Return on Investment

In the history of functional verification for complex chips, increasing automation has replaced tedious and expensive manual effort.

The Fundamentals Of Thread Visualization For Test Case Understanding And Debug 1
Automating the handwritten C tests that run on the SoC’s embedded processors will increase team productivity and foster reuse throughout the project.
The Verification Flow Can Enable Horizontal Reuse
Today's EDA companies now face the primary need for a verification flow that enables complete horizontal reuse of verification environments from concept to silicon and beyond.
Interview: Adnan Hamid Addresses Trends In Chip Verification
Adnan Hamid, cofounder and CEO of Breker Verification Systems, talks with Technology Editor Bill Wong about challenges with SoC verification.
Remove The Processor Dilemma From Constrained-Random Verification
UVM testbenches for blocks are adequate until the stage of a subsystem with one or more processors. The new generation of constrained-random test cases based on scenario models can take it from there.
One Verification Model To Drive Them All
Given that the constrained-random approach cannot adequately address SoC verification, there’s an opportunity to redesign functional verification and to unify many aspects of a verification flow into a single coherent description.
Surveying The Verification Landscape
Most companies use a bottom-up verification flow, which has some implications on the tools that they use for verification. Some companies, though, are moving to a top-down flow because today’s systems involve more than hardware.
Sizing Up The Verification Problem
Some pundits say the number of vectors required to verify an SoC is greater than the number of stars in the universe. This is poppycock! The total number of vectors necessary can be substantially reduced in a number of areas.
Commentaries and Blogs
Guest Blogs
Dec 15, 2014
blog

Who Are You? (I Really Want to Know!) 3

Borrowing a stanza from The Who’s hit song seemed like a good way to bring attention to a critical topic often ignored by engineers. When finding information on a company that has an interesting product, what do we do? Of course, we look at its Web page to learn more....More
Dec 15, 2014
blog

Bridging Technical Communication Barriers Between Cultures

Understanding technical concepts in different languages can sometimes prove to be difficult, particularly when you have to communicate it. In this article, I discuss the challenges and possible courses of action....More
Dec 1, 2014
blog

Programming Efficiency 7

When I started college, the Intel 4004 was being designed. The C programming language and UNIX operating system were being developed (unbeknownst to me). I did most of my programming in BASIC on an HP 2100 series mini-computer....More
Electronic Design White Papers

Why Executives are Banking on Cloud PLM to Save Money
Sponsored by Arena Solutions

Download this white paper


Flexible and Low Power Driving of Solenoid Coils
Sponsored by iC-Haus

Download this white paper


Turn Disruptive Change Into High Tech's "Next Big Thing"
Sponsored by Arena Solutions

Download this white paper

Upcoming Webcasts

Optimizing 100G Ethernet Electrical Measurements
Tue, November 5, 2:00pm EST
Sponsored by Keysight Technologies

Register Now!

Search Parts

 

Powered by:

The Original Electronics Parts Search And Procurment Tool
 

 

Connect With Us

Sponsored Introduction Continue on to (or wait seconds) ×