Lauro Rizzatti

Lauro
Rizzatti
Consultant

Lauro Rizzatti is a verification consultant. He was formerly general manager of EVE-USA and its vice president of marketing before Synopsys’ acquisition of EVE. Previously, he held positions in management, product marketing, technical marketing, and engineering. He can be reached at lauro@rizzatti.com.  

Articles
Speeding Mobile Products to Market
By switching to an emulation-based methodology, a company developing application processor units (APUs) can bring up the design on the emulator in days, and typical design changes can be accommodated in less than a day.
The Melting of the ICE Age
Many designers still use ICE, but a designer’s verification perspective typically changes once he or she experiences transaction-based verification through emulation.
Point/Counterpoint: Hardware Emulation’s Versatility
Hardware emulation or FPGA prototyping? Electronic Design called on verification expert Dr. Lauro Rizzatti and S2C chairman and CTO Mon-Ren Chene to make their cases as to which is the best solution for complex SoC verification.
Hardware Emulation: A Weapon of Mass Verification
Greater time-to-market pressures, along with escalating hardware/software integration and quality concerns, make the verification process a strategically important step in chip design. Coming to the rescue is a new generation of cost-effective hardware emulators.
Emulation Design Datacenters Support Verification Engineers
Emulation allows the register transfer level (RTL) source code to be used as the model but with enough processing performance to enable system-level work, especially when it involves software development or running software workloads.
What’s The Difference Between FPGA And Custom Silicon Emulators?
The fundamental difference between commercial FPGA-based emulators and emulators based on custom silicon lies in the core element that maps the design-under-test (DUT).
Four Technologies Converge In Hardware Emulation
Metaphorically speaking, a hardware emulation system sits on four technological pillars: the hardware, the compiler, the run-time environment, and the supporting verification intellectual properties, or VIPs.
Finding A Bug In The SoC Haystack
Finding critical bugs in the interaction of the embedded software running with the underling hardware is like finding the proverbial needle in a haystack. Finding problems quickly in the course of running billions and trillions of cycles of operation requires unique hardware debug tools and a rigorous tracing methodology.
Power Trumps Performance In Today’s SoC Designs
As the mainstream process node moves to 40 nm and as 28-nm, 20-nm, and 14-nm finFETs gain momentum, the largest designs are approaching billion-gate capacities. These trends make power-aware verification and switching activity tracking for power estimation extremely compute-intensive tasks that can only be addressed by the latest generations of emulators.
IP Models Need To Work Everywhere
Without IP reuse, today's consumer products would be impossible. But IP vendors are complicating things with "black-box" models that don't run on all verification environments. EVE's Lauro Rizzatti proposes a solution.
Social Media And Streaming Video Give EDA Cause For Optimism
Social media begets traffic, traffic begets bandwidth, and bandwidth, or the lack thereof, begets consternation. EVE's Lauro Rizzatti connects the dots between Facebook, EDA, and a new generation of network infrastructure.
Multicore SoCs Make Emulation Mandatory
In his latest "Verification Veritas" column, EVE's Lauro Rizzatti explores the intersection of multicore-SoC design and emulation.
Is An Emulation Hockey Stick Coming?
SoCs are no longer part of the system; they are the system. The explosion in SoC operating modes points toward a verification crunch. Emulation is a technology whose time in the spotlight may have finally arrived. EVE's Lauro Rizzatti explains why.
Commentaries and Blogs
Guest Blogs
Mar 6, 2015
blog

Programming Efficiency: Part 2 2

A number of years ago I did some work on a PABX. The device was electromechanical and far from state of the art, but the owner had been talked into spending a bunch of money expanding it and couldn’t justify scrapping it....More
Jan 21, 2015
Commentary

How To Dumb Down Smart Electronics 8

In our generation of microcontroller-enhanced everything, it has been frustrating at best to see how often the capability of smart hardware has been foiled by the design of poorly purposed software....More
Dec 15, 2014
blog

Who Are You? (I Really Want to Know!) 7

Borrowing a stanza from The Who’s hit song seemed like a good way to bring attention to a critical topic often ignored by engineers. When finding information on a company that has an interesting product, what do we do? Of course, we look at its Web page to learn more....More

Electronic Design White Papers

Why Executives are Banking on Cloud PLM to Save Money
Sponsored by Arena Solutions

Download this white paper


Flexible and Low Power Driving of Solenoid Coils
Sponsored by iC-Haus

Download this white paper


Turn Disruptive Change Into High Tech's "Next Big Thing"
Sponsored by Arena Solutions

Download this white paper

Upcoming Webcasts

Optimizing 100G Ethernet Electrical Measurements
Tue, November 5, 2:00pm EST
Sponsored by Keysight Technologies

Register Now!

Search Parts

 

Powered by:

The Original Electronics Parts Search And Procurment Tool
 

 

Connect With Us

Sponsored Introduction Continue on to (or wait seconds) ×