Quad SERDES Provides Low-Jitter 2.5-Gbit/s Data Streams

Dec. 9, 2002
Though the DS25C400 quad serializer/deserializer (SERDES) chip leverages backplanes intended for top data rates of 622 Mbits/s, it can deliver data at rates of 2.125 to 2.5 Gbits/s. All the while, transmit jitter levels are kept to just 0.25 UI...

Though the DS25C400 quad serializer/deserializer (SERDES) chip leverages backplanes intended for top data rates of 622 Mbits/s, it can deliver data at rates of 2.125 to 2.5 Gbits/s. All the while, transmit jitter levels are kept to just 0.25 UI and receive differential jitter is kept to 0.5 UI with no equalization and less than 0.75 UI with equalization.

The transmit section of each of the four serial channels includes a low-jitter clock synthesizer, an 8- or 10-bit parallel-to-serial converter with built-in 8b/10b encoder, and a current-mode logic output driver with selectable preemphasis. Each receive section contains an input-limiting amplifier with on-chip termination and selectable equalization levels, a clock/data recovery phase-locked loop, a comma detector, and a serial-to-parallel converter with built-in 8b/10b decoder. Built-in self-test logic lets the chip perform local loopback tests to verify operation.

Due to the SERDES' robust operation, the chip can be used on FR4-based backplanes typically designed to handle 622-Mbit/s low-voltage differential signaling (LVDS) signals. Designers can replace the LVDS circuits with DS25C400s and increase the data rate by a factor of four. Systems like routers, switches, cross connects, and multiplexers can then get performance upgrades without significant redesign. The on-chip preemphasis circuitry helps compensate for intersymbol interference, even when driving cables up to 10 to 20 meters. Also, the configurable equalization lets the receive portion reliably recover data.

The DS25C400 operates over the full -40°C to 85°C industrial temperature range. It consumes less than 2 W, typical, with all channels driving and receiving data at 2.5 Gbits/s. A thermally enhanced 324-ball PBGA package minimizes thermal management and airflow issues. The parallel-bus host interface can tie into 1.8-V SSTL, HSTL, or CMOS logic levels. All interface signals include hot-plug protection and termination resistors.

Samples of the DS25C400 are immediately available. Volume production will start in the first quarter of 2003. In lots of 1000, the chip costs $58.45 each.

National Semiconductor, (408) 721-5000; www.nsc.com.

Sponsored Recommendations

Board-Mount DC/DC Converters in Medical Applications

March 27, 2024
AC/DC or board-mount DC/DC converters provide power for medical devices. This article explains why isolation might be needed and which safety standards apply.

Use Rugged Multiband Antennas to Solve the Mobile Connectivity Challenge

March 27, 2024
Selecting and using antennas for mobile applications requires attention to electrical, mechanical, and environmental characteristics: TE modules can help.

Out-of-the-box Cellular and Wi-Fi connectivity with AWS IoT ExpressLink

March 27, 2024
This demo shows how to enroll LTE-M and Wi-Fi evaluation boards with AWS IoT Core, set up a Connected Health Solution as well as AWS AT commands and AWS IoT ExpressLink security...

How to Quickly Leverage Bluetooth AoA and AoD for Indoor Logistics Tracking

March 27, 2024
Real-time asset tracking is an important aspect of Industry 4.0. Various technologies are available for deploying Real-Time Location.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!