Software Squeezes The Most From IC Wire-Bond Designs

May 7, 2001
A recently developed software tool automatically checks for design-rule violations as locations are designated for wire bonds between die and package lead frames. Known as the Post-Layout Bond Tool, it was initially developed by Knights Technology...

A recently developed software tool automatically checks for design-rule violations as locations are designated for wire bonds between die and package lead frames. Known as the Post-Layout Bond Tool, it was initially developed by Knights Technology of Sunnyvale, Calif., for engineers at Infineon Technologies in Munich, Germany.

Besides checking for design-rule errors, the software also generates a report that assesses the fit of each wire bond with respect to the geometric constraints of a package. It produces a wire-bond diagram and provides coordinates for driving wire bonders as well. Additionally, it can be used in the pre-layout mode to enable bond planning and feasibility studies with respect to assembly at an early stage of a chip design project, before actual chip floorplanning has been performed. The result, Knights Technology claims, is a single-pass, ready-for-production IC package design.

According to Werner Schiele, CAD manager at Infineon, the tool solved an increasingly difficult problem for the IC maker. "We had developed a library of over 500 different chip packages. As the number of packages increased, and with it, the number of different types of wire-bond checks, we needed to automate the bond-generation and verification pro-cess," he says.

The Post-Layout Bond Tool addresses this by checking against Infineon's embedded design rules online as the connections between a chip and a particular lead frame are defined.

Many IC manufacturers have similarly extensive libraries of package CAD data and associated design rules. Those proprietary rules may not readily transfer to commercial, off-the-shelf CAD packages for wire-bond placement that perform automatic rule checks. The process of manually verifying that each wire-bond placement between a die and lead frame does not violate a design rule is extremely tedious. It also can be inaccurate.

Developed in Java and configured to run on Sun Solaris and PC platforms, the tool performs a number of design-rule checks. It looks for shorted wires and incorrectly placed wires. Also, it checks the angle between wires and examines wire length. It additionally in-spects the distance from the edge of a chip to the package.

For more information about Knights Technology's software development services, call (408) 528-3000 or go to www.knights.com.

See associated figure

Sponsored Recommendations

TTI Transportation Resource Center

April 8, 2024
From sensors to vehicle electrification, from design to production, on-board and off-board a TTI Transportation Specialist will help you keep moving into the future. TTI has been...

Cornell Dubilier: Push EV Charging to Higher Productivity and Lower Recharge Times

April 8, 2024
Optimized for high efficiency power inverter/converter level 3 EV charging systems, CDE capacitors offer high capacitance values, low inductance (< 5 nH), high ripple current ...

TTI Hybrid & Electric Vehicles Line Card

April 8, 2024
Components for Infrastructure, Connectivity and On-board Systems TTI stocks the premier electrical components that hybrid and electric vehicle manufacturers and suppliers need...

Bourns: Automotive-Grade Components for the Rough Road Ahead

April 8, 2024
The electronics needed for transportation today is getting increasingly more demanding and sophisticated, requiring not only high quality components but those that interface well...

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!