Stacking Technology Shrinks Memory Package Sizes

Nov. 1, 2001
An advanced packaging technology has been developed that allows the mechanical stacking of chip-scale memory devices using a fine-pitch ball grid array (FBGA) interface. Significantly reducing component packaging size compared to TSOP packages, the

An advanced packaging technology has been developed that allows the mechanical stacking of chip-scale memory devices using a fine-pitch ball grid array (FBGA) interface. Significantly reducing component packaging size compared to TSOP packages, the CS-Stack package interface consists of tiny solder balls on the bottom of the chip.Standard memory components and new memory types can be packaged using CS-Stack stacking techniques. Samples of CS-Stack packages are available now and production will begin in 2002. DPAC TECHNOLOGIES CORP., Garden Grove, CA. (714) 898-0007.

Company: DPAC TECHNOLOGIES CORP.

Product URL: Click here for more information

Sponsored Recommendations

Highly Integrated 20A Digital Power Module for High Current Applications

March 20, 2024
Renesas latest power module delivers the highest efficiency (up to 94% peak) and fast time-to-market solution in an extremely small footprint. The RRM12120 is ideal for space...

Empowering Innovation: Your Power Partner for Tomorrow's Challenges

March 20, 2024
Discover how innovation, quality, and reliability are embedded into every aspect of Renesas' power products.

Article: Meeting the challenges of power conversion in e-bikes

March 18, 2024
Managing electrical noise in a compact and lightweight vehicle is a perpetual obstacle

Power modules provide high-efficiency conversion between 400V and 800V systems for electric vehicles

March 18, 2024
Porsche, Hyundai and GMC all are converting 400 – 800V today in very different ways. Learn more about how power modules stack up to these discrete designs.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!