Archive Eepn Com Cluster Common Eepn Images Articles 24581

Architecture Gets Optimized For Internet Appliance Systems

July 1, 2001

Introduced as the industry's first architecture designed and optimized for information appliance (IA) systems, the GeodeLink architecture is the latest addition to the company's Geode x86-based technology. It provides a system infrastructure that begins with a signal interface and layers diagnostics, power management, software, design verification, and floor planning on top of a common starting point. Other features include an optimized UMA, a distributed switched-fabric interconnect, and active hardware power management. The memory controller supports 32 and 64 bits with 133 MHz SDRAM and 266 MHz DDR-SDRAM, respectively. Samples with bus speeds up to 266 MHz and processor clock speeds up to 400 MHz will be available this quarter.

Sponsored Recommendations

Design AI / ML Applications the Easy Way

March 29, 2024
The AI engineering team provides an overview and project examples of the complete reference solutions based on RA MCUs that are designed for easy integration of AI/ML technology...

Ultra-low Power 48 MHz MCU with Renesas RISC-V CPU Core

March 29, 2024
The industrys first general purpose 32-bit RISC-V MCUs are built with an internally developed CPU core and let embedded system designers develop a wide range of power-conscious...

Asset Management Recognition Demo AI / ML Kit

March 29, 2024
See how to use the scalable Renesas AI Kits to evaluate and test the application examples and develop your own solutions using Reality AI Tools or other available ecosystem and...

RISC-V Unleashes Your Imagination

March 29, 2024
Learn how the R9A02G021 general-purpose MCU with a RISC-V CPU core is designed to address a broad spectrum of energy-efficient, mixed-signal applications.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!