SystemVerilog Verification Reaches For Higher Productivity

March 29, 2007
In its continuing efforts to harness the considerable verification power of SystemVerilog, Synopsys has rolled out extensions to the verification methodology spelled out in its System Verilog Verification Methodology Manual (VMM). The three component

In its continuing efforts to harness the considerable verification power of SystemVerilog, Synopsys has rolled out extensions to the verification methodology spelled out in its System Verilog Verification Methodology Manual (VMM). The three components, VMM Planner, VMM Applications, and VMM Automation, are intended to make it easy for verification engineers to develop and deploy VMM (see the figure).

Current methods for SystemVerilog verification planning and tracking are largely ad hoc. Often, they involve spreadsheets and other non-machine-executable formats that cannot back-annotate a verification plan nor enable the measurement and tracking of verification progress.

VMM Planner permits users to define and execute a hierarchical verification plan. Displayed in a familiar spreadsheet format, the plan can be tracked using multiple user-defined metrics such as coverage of assertions or finite state machines. VMM Planner runs in concert with simulation while coverage metrics are automatically back-annotated into the spreadsheet, eliminating error-prone manual intervention.

VMM Applications addresses test-bench development productivity. The register abstraction layer includes built-in tests for register verification. It also facilitates quick response to register specification changes. The hardware abstraction layer includes pre-built interfaces for linking the test-bench to emulators and accelerators. A memory allocation manager aids in memory subsystem verification.

Finally, the VMM Automation component consists of tools that automate various aspects of advanced verification. Key among these tools is a VMM-to-SystemC transaction-level interface (TLI) that lets users plug SystemC transaction-level models (TLMs) into their VMM environment.

Also under the umbrella of VMM Automation is Test Composer, a user interface for quickly creating test scenarios as well as an overall verification environment from an easy-to-use interface. VMM-aware debug enables users to consider methodology when performing debugging. Rather than debugging simple signals, it allows debugging to be done in terms of VMM transactions and data types.

VMM Planner, VMM Applications, and VMM Automation will be a part of Synopsys' VCS functional verification suite and Pioneer-NTB test-bench automation tool. VMM Planner and VMM Applications are available now in beta. VMM Automation tools will become available over the next 12 to 24 months.

Synopsys
www.synopsys.com

Sponsored Recommendations

Board-Mount DC/DC Converters in Medical Applications

March 27, 2024
AC/DC or board-mount DC/DC converters provide power for medical devices. This article explains why isolation might be needed and which safety standards apply.

Use Rugged Multiband Antennas to Solve the Mobile Connectivity Challenge

March 27, 2024
Selecting and using antennas for mobile applications requires attention to electrical, mechanical, and environmental characteristics: TE modules can help.

Out-of-the-box Cellular and Wi-Fi connectivity with AWS IoT ExpressLink

March 27, 2024
This demo shows how to enroll LTE-M and Wi-Fi evaluation boards with AWS IoT Core, set up a Connected Health Solution as well as AWS AT commands and AWS IoT ExpressLink security...

How to Quickly Leverage Bluetooth AoA and AoD for Indoor Logistics Tracking

March 27, 2024
Real-time asset tracking is an important aspect of Industry 4.0. Various technologies are available for deploying Real-Time Location.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!