ID 7939371 © Italianestro | Dreamstime.com
dreamstime_italianestro_7939371
Dreamstime_4263779
dreamstime_l_4263779_promo
ID 26521963 © Luchschen - Dreamstime.com
promo_pam4__id_26521963__luchschen__dreamstime
75868080 © Vladimir Timofeev | Dreamstime.com
Marvell_Ara_DSP_Data_Center_Promo
86140867_mikhailmikhailin_dreamstime
auto86140867car_mikhailmikhailin_dreamstime
Promo Ti 237024 5f6cbee5045c8

Measuring ADC Linearity from a Sine-Wave Input (.PDF Download)

Sept. 24, 2020

To obtain the transfer function of an analog-to-digital converter (ADC), it’s intuitive to feed a ramp signal and observe the ADC output code. But the greater the resolution and precision of the ADC, the more complex it becomes to generate the ramp signal.

For example, let’s consider an 18-bit, 1-Msample/s ADC, where the transfer function must be measured at 1 LSB/16 = 0.0625 LSB (for hits per code = 16) precision. This means that the ramp signal should be stepped at 0.0625LSB; thus, the resolution of the ramp-signal generator should be 22 bits. However, this is severely limited by the DAC chosen for the ramp generation. And when considering the DAC’s nonlinearity, this doesn’t seem like a practical solution.