Latest from Analog

Dreamstime_hanhanpeggy_19111839 (generated by AI)
dreamstime_hanhanpeggy_19111839
Dreamstime_kinek00_220589736
dreamstime_kinek00_220589736_web
Dreamstime_smileus_cunliffe_883621121
dreamstime_smileus_cunliffe_883621121
9517116 © Plmrue | Dreamstime.com
image
Dreamstime_Concept_Dzmitry-Auramchik_348183625
pcb_dreamstime_conceptdzmitryauramchik_348183625_p
Promo 356305 Fig 09 621e798ce1e3d

CTSD Precision ADCs (Part 3): Inherent Alias Rejection Made Possible (Download)

March 1, 2022

Read this article online.

Part 1 of this series showcased a new class of easy-to-use, alias-free precision ADCs based on continuous-time sigma-delta (CTSD) architecture that offers simple, compact signal-chain solutions. Part 2 demystified the CTSD technology for signal-chain designers.

In Part 3, we compare the design complexity behind alias-rejection solutions for currently available precision ADC architectures. The article illustrates a theory to explain the inherent alias rejection of the CTSD ADC architecture. It also showcases how signal-chain design can be simplified and discusses the extended advantages of CTSD ADCs. Furthermore, it introduces new measurement and performance parameters to quantify alias rejection.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!