Latest from Analog

ID 26637880 © Dejan Lazarevic | Dreamstime.com
radar_dreamstime_l_26637880
ID 29734637 © Kjetil Kolbjornsrud | Dreamstime.com
bladeserver_dreamstime_l_29734637
ID 339690856 © Asliyuce | Dreamstime.com
opamp_dreamstime_l_339690856web
Dreamstime_Brooke-Becker_14980958 and University of Nebraska–Lincoln
dreamstime_brookebecker_14980958
Dreamstime_Yulia_Ryabokon_294380101
dreamstime_yulia_ryabokon_294380101
ID 267663329 © Chabkc | Dreamstime.com
batterymonitor_dreamstime_xl_267663329
Promo 356305 Fig 09 621e798ce1e3d

CTSD Precision ADCs (Part 3): Inherent Alias Rejection Made Possible (Download)

March 1, 2022

Read this article online.

Part 1 of this series showcased a new class of easy-to-use, alias-free precision ADCs based on continuous-time sigma-delta (CTSD) architecture that offers simple, compact signal-chain solutions. Part 2 demystified the CTSD technology for signal-chain designers.

In Part 3, we compare the design complexity behind alias-rejection solutions for currently available precision ADC architectures. The article illustrates a theory to explain the inherent alias rejection of the CTSD ADC architecture. It also showcases how signal-chain design can be simplified and discusses the extended advantages of CTSD ADCs. Furthermore, it introduces new measurement and performance parameters to quantify alias rejection.