Latest from Embedded

100269668 © Ronstik | Dreamstime.com
promo_100269668__ronstik__dreamstime
377411649 © Elena Savitskaia - Dreamstime.com
377411649_elena_savitskaia__dreamstime
ID 168871800 © Thomas Reimer | Dreamstime.com
myths_dreamstime_l_168871800
ID 191915652 © Kenny Sk | Dreamstime.com
circuitboard_dreamstime_l_191915652
Dreamstime_Narong-Rotjanaporn_97303675
Board Dreamstime Narong Rotjanaporn 97303675 651d7e8c6a825

Timing Decisions 102: Optimize Your Clock Tree (Download)

Oct. 4, 2023

Read this article online.

In our last article, we provided an overview of the design considerations when developing a reliable timing system. Notably, this revolved around the crucial decision made between selecting crystal oscillators and clock generators. Now we’ll dig into this discussion deeper, exploring clock trees, jitter budgets, and how to select a clock generator for a given design.

Modern applications are built around high-bandwidth, multicore processors, and field-programmable gate arrays (FPGAs), which often have stringent timing requirements and jitter budgets. Given the frequency diversity of these applications, the choice between an oscillator and an integrated clock becomes much more straightforward.