FPGA-To-ASIC Conversion Path Cuts Cycle Time And NRE Costs

April 1, 2002

Introduced as the industryÕs first 0.18 µm hybrid gate array technology for medium-density, high-speed 1.8V ASICs and FPGA-to-ASIC conversions, the XPressArray platform is offered as a drop-in replacement for converting 1.8V Virtex-E and APEX-E to more cost-effective ASICs. In addition to reducing time to market, this technology promises NRE cost savings of up to 70% compared to current solutions.Devices employing the technology offer densities up to 2.6 million gates, up to 200 million internal registers, and from 31,000 to 1.4 million bits of configurable and initializable memory. I/O configurations include LVTTL, LVCMOS, PCI, HST, SSTL, GTL/+, LVPECL, LVDS and BLVDS. Compatibility with 1.8, 2.5, 3.3 and 5V I/O schemes is ensured. For more details, call AMI SEMICONDUCTOR, Pocatello, ID. (208) 233-4690.

About the Author

Staff

Articles, galleries, and recent work by members of Electronic Design's editorial staff.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!