Most Recent

Validate Assertions in Packet-Based Protocol Designs Using UVM Callbacks

July 1, 2020

Akshay Sarup

Product Engineer, CXL and PCIe, Mentor, a Siemens Business

https://www.mentor.com/

Akshay Sarup is a Product Engineer for CXL and PCIe at Mentor, a Siemens Business, focusing on deployment and product definition of Questa Verification IP. Akshay has over 20 years of experience in the functional verification domain, with a background in developing industry-standard interface protocols using the UVM methodology.