Mask Data Preparation Sidesteps Data Volume Complications

Dec. 17, 2001
While mask data preparation doesn't affect most front-end IC designers directly, it could cause tapeout delays. To dodge back-end crises, Mentor Graphics Corp., Wilsonville, Ore., has enhanced its Calibre technology to allow direct export of layout...

While mask data preparation doesn't affect most front-end IC designers directly, it could cause tapeout delays. To dodge back-end crises, Mentor Graphics Corp., Wilsonville, Ore., has enhanced its Calibre technology to allow direct export of layout data into mask-writer formats.

Mask data preparation has become a major bottleneck. Data volumes are exploding as design rules shrink and resolution enhancement technology (RET) proliferates. If data is handled incorrectly or flattened too early in the process, its volume can balloon.

Mentor's extension of Calibre is based on the tool's hierarchical engine, which preserves de-sign hierarchy well into the mask data-prep stage. It enables users to continue using RET for ad-vanced IC lithography while avoiding the potential pitfalls of data volume and hierarchy management. It also eliminates the need for a standalone fracturing utility and an extra conversion to a closed, proprietary intermediate data format.

Mask data preparation includes three basic steps: geometry processing, export to mask-writer formats, and frame generation/reticle layout. As designs grow larger and RET is applied more aggressively at geometries of 0.13 µm and below, the first two of these steps are slowed by data volumes.

The export of data to mask-writer formats is the process of converting hierarchical design data in an open, standard hierarchical format to a proprietary format optimized for specific mask-writing equipment. This export step should happen at the last moment, before reticle manufacture, to preserve the efficiency of hierarchical processing.

"Up until now, Calibre has been able to be used through the first three steps of this process: physical verification, resolution enhancement, and layout preparation," says Joe Sawicki, general manager of Mentor's Calibre Business Unit. "With the new technology, we'll also then be able to take and move that to the mask-writer formatting stage, thus pushing hierarchical processing into that entire process."

Calibre's geometric processing ex-ploits the repetition inherent in IC designs. Rather than processing a cell and duplicating it each time it occurs in a design, Calibre selectively processes the hierarchical design data, using advanced database algorithms. It preserves hierarchy and therefore greatly reduces the amount of data to be processed at export time. It also optimizes the exported data shapes and data volume for fast mask-write times.

By extending Calibre's reach into the mask-writer format stage, the entire tapeout process is mapped into a single run within a single environment. "The hierarchical engine ensures that each of those specific tasks essentially has less work to do," Sawicki says. The result is an overnight turnaround from the final GDSII design database out to the mask-writer format database (see the figure).

Intensive mask-writer format export testing at customer sites has been in progress since June. Calibre MDP technology will be made available in the first half of 2002, beginning with the MEBES format.

Sponsored Recommendations

Design AI / ML Applications the Easy Way

March 29, 2024
The AI engineering team provides an overview and project examples of the complete reference solutions based on RA MCUs that are designed for easy integration of AI/ML technology...

Ultra-low Power 48 MHz MCU with Renesas RISC-V CPU Core

March 29, 2024
The industrys first general purpose 32-bit RISC-V MCUs are built with an internally developed CPU core and let embedded system designers develop a wide range of power-conscious...

Asset Management Recognition Demo AI / ML Kit

March 29, 2024
See how to use the scalable Renesas AI Kits to evaluate and test the application examples and develop your own solutions using Reality AI Tools or other available ecosystem and...

RISC-V Unleashes Your Imagination

March 29, 2024
Learn how the R9A02G021 general-purpose MCU with a RISC-V CPU core is designed to address a broad spectrum of energy-efficient, mixed-signal applications.

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!