In high-performance semiconductors, the back-end-of-line (BEOL) interconnect pitch has been shrinking for decades following Moore’s law. Steady advances in very-large-scale integration (VLSI) technology for both digital and analog devices could never have been achieved without overcoming various reliability risks in IC chips as well as packages...
Register or Sign in below to download the full article in .PDF format, including high resolution graphics and schematics when applicable.
Sponsored Recommendations
Sponsored Recommendations