White Paper Update1

Divide and Conquer: Hierarchical DFT for SoC Designs

May 24, 2016

Cut test pattern count and DFT time with a hierarchical DFT methodology with pattern retargeting. Hierarchical DFT takes a “divide and conquers” approach, in which each core is isolated by wrapper chains, and core patterns are retargeted to the SoC level. This paper describes the Mentor Tessent hierarchical DFT methodology.

Sponsored Recommendations

Comments

To join the conversation, and become an exclusive member of Electronic Design, create an account today!