Case Study: Renesas Solves High-Level Verification Challenges Using Formal Equivalence Checking
March 3, 2020
Why they determined this is a must-have application, and how it improved their verification quality and efficiency.
Sponsored by Mentor, a Siemens Business
A team at Renesas Electronics Corporation found that they were significantly reducing the time advantages of their High-Level Synthesis flow due to bugs in their SystemC code and equivalence problems due to design changes. It was taking too much time to find and debug these issues and some bugs were slipping into the generated RTL. Read how they were able to solve these challenges and improve their verification quality and efficiency by reading this white paper.
Same Sky Devices' diverse range of buzzers, speakers, and microphones are designed to minimize footprints and maximize reliability to address the trend of miniaturization. All...
The utilization of MEMS microphones presents an opportunity to incorporate sophisticated communication and monitoring capabilities into a wide range of devices.
Two of the most commonly used technologies in microphone construction are micro-electro-mechanical system (MEMS) microphones and electret condenser microphones (ECM), with numerous...
